41 lines
1011 B
C
41 lines
1011 B
C
|
#ifndef _ASM_POWERPC_CACHE_H
|
||
|
|
#define _ASM_POWERPC_CACHE_H
|
||
|
|
|
||
|
|
#ifdef __KERNEL__
|
||
|
|
|
||
|
|
#include <linux/config.h>
|
||
|
|
|
||
|
|
/* bytes per L1 cache line */
|
||
|
|
#if defined(CONFIG_8xx) || defined(CONFIG_403GCX)
|
||
|
|
#define L1_CACHE_SHIFT 4
|
||
|
|
#define MAX_COPY_PREFETCH 1
|
||
|
|
#elif defined(CONFIG_PPC32)
|
||
|
|
#define L1_CACHE_SHIFT 5
|
||
|
|
#define MAX_COPY_PREFETCH 4
|
||
|
|
#else /* CONFIG_PPC64 */
|
||
|
|
#define L1_CACHE_SHIFT 7
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
|
||
|
|
|
||
|
|
#define SMP_CACHE_BYTES L1_CACHE_BYTES
|
||
|
|
#define L1_CACHE_SHIFT_MAX 7 /* largest L1 which this arch supports */
|
||
|
|
|
||
|
|
#if defined(__powerpc64__) && !defined(__ASSEMBLY__)
|
||
|
|
struct ppc64_caches {
|
||
|
|
u32 dsize; /* L1 d-cache size */
|
||
|
|
u32 dline_size; /* L1 d-cache line size */
|
||
|
|
u32 log_dline_size;
|
||
|
|
u32 dlines_per_page;
|
||
|
|
u32 isize; /* L1 i-cache size */
|
||
|
|
u32 iline_size; /* L1 i-cache line size */
|
||
|
|
u32 log_iline_size;
|
||
|
|
u32 ilines_per_page;
|
||
|
|
};
|
||
|
|
|
||
|
|
extern struct ppc64_caches ppc64_caches;
|
||
|
|
#endif /* __powerpc64__ && ! __ASSEMBLY__ */
|
||
|
|
|
||
|
|
#endif /* __KERNEL__ */
|
||
|
|
#endif /* _ASM_POWERPC_CACHE_H */
|