2009-04-23 06:54:05 +08:00
|
|
|
/*
|
2009-05-31 20:31:55 +08:00
|
|
|
* stmp37xx: POWER register definitions
|
2009-04-23 06:54:05 +08:00
|
|
|
*
|
|
|
|
|
* Copyright (c) 2008 Freescale Semiconductor
|
2009-05-31 20:31:55 +08:00
|
|
|
* Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
|
2009-04-23 06:54:05 +08:00
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
*/
|
2009-05-31 20:31:55 +08:00
|
|
|
#ifndef _MACH_REGS_POWER
|
|
|
|
|
#define _MACH_REGS_POWER
|
2009-04-23 06:54:05 +08:00
|
|
|
|
2009-05-31 20:31:55 +08:00
|
|
|
#define REGS_POWER_BASE (STMP3XXX_REGS_BASE + 0x44000)
|
2009-04-23 06:54:05 +08:00
|
|
|
|
2009-05-31 20:31:55 +08:00
|
|
|
#define HW_POWER_CTRL 0x0
|
|
|
|
|
#define BM_POWER_CTRL_CLKGATE 0x40000000
|
2009-04-23 06:54:05 +08:00
|
|
|
|
2009-05-31 20:31:55 +08:00
|
|
|
#define HW_POWER_5VCTRL 0x10
|
|
|
|
|
|
|
|
|
|
#define HW_POWER_MINPWR 0x20
|
|
|
|
|
|
|
|
|
|
#define HW_POWER_CHARGE 0x30
|
|
|
|
|
|
|
|
|
|
#define HW_POWER_VDDDCTRL 0x40
|
|
|
|
|
|
|
|
|
|
#define HW_POWER_VDDACTRL 0x50
|
|
|
|
|
|
|
|
|
|
#define HW_POWER_VDDIOCTRL 0x60
|
|
|
|
|
#define BM_POWER_VDDIOCTRL_TRG 0x0000001F
|
|
|
|
|
#define BP_POWER_VDDIOCTRL_TRG 0
|
|
|
|
|
|
|
|
|
|
#define HW_POWER_STS 0xB0
|
|
|
|
|
#define BM_POWER_STS_VBUSVALID 0x00000002
|
|
|
|
|
#define BM_POWER_STS_BVALID 0x00000004
|
|
|
|
|
#define BM_POWER_STS_AVALID 0x00000008
|
|
|
|
|
#define BM_POWER_STS_DC_OK 0x00000100
|
|
|
|
|
|
|
|
|
|
#define HW_POWER_RESET 0xE0
|
|
|
|
|
|
|
|
|
|
#define HW_POWER_DEBUG 0xF0
|
|
|
|
|
#define BM_POWER_DEBUG_BVALIDPIOLOCK 0x00000002
|
|
|
|
|
#define BM_POWER_DEBUG_AVALIDPIOLOCK 0x00000004
|
|
|
|
|
#define BM_POWER_DEBUG_VBUSVALIDPIOLOCK 0x00000008
|
|
|
|
|
|
|
|
|
|
#endif
|
