160 lines
6.3 KiB
C
160 lines
6.3 KiB
C
|
/*
|
||
|
|
* include/asm-arm/arch-orion5x/orion5x.h
|
||
|
|
*
|
||
|
|
* Generic definitions of Orion SoC flavors:
|
||
|
|
* Orion-1, Orion-NAS, Orion-VoIP, and Orion-2.
|
||
|
|
*
|
||
|
|
* Maintainer: Tzachi Perelstein <tzachi@marvell.com>
|
||
|
|
*
|
||
|
|
* This file is licensed under the terms of the GNU General Public
|
||
|
|
* License version 2. This program is licensed "as is" without any
|
||
|
|
* warranty of any kind, whether express or implied.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ASM_ARCH_ORION5X_H
|
||
|
|
#define __ASM_ARCH_ORION5X_H
|
||
|
|
|
||
|
|
/*****************************************************************************
|
||
|
|
* Orion Address Maps
|
||
|
|
*
|
||
|
|
* phys
|
||
|
|
* e0000000 PCIe MEM space
|
||
|
|
* e8000000 PCI MEM space
|
||
|
|
* f0000000 PCIe WA space (Orion-1/Orion-NAS only)
|
||
|
|
* f1000000 on-chip peripheral registers
|
||
|
|
* f2000000 PCIe I/O space
|
||
|
|
* f2100000 PCI I/O space
|
||
|
|
* f4000000 device bus mappings (boot)
|
||
|
|
* fa000000 device bus mappings (cs0)
|
||
|
|
* fa800000 device bus mappings (cs2)
|
||
|
|
* fc000000 device bus mappings (cs0/cs1)
|
||
|
|
*
|
||
|
|
* virt phys size
|
||
|
|
* fdd00000 f1000000 1M on-chip peripheral registers
|
||
|
|
* fde00000 f2000000 1M PCIe I/O space
|
||
|
|
* fdf00000 f2100000 1M PCI I/O space
|
||
|
|
* fe000000 f0000000 16M PCIe WA space (Orion-1/Orion-NAS only)
|
||
|
|
****************************************************************************/
|
||
|
|
#define ORION5X_REGS_PHYS_BASE 0xf1000000
|
||
|
|
#define ORION5X_REGS_VIRT_BASE 0xfdd00000
|
||
|
|
#define ORION5X_REGS_SIZE SZ_1M
|
||
|
|
|
||
|
|
#define ORION5X_PCIE_IO_PHYS_BASE 0xf2000000
|
||
|
|
#define ORION5X_PCIE_IO_VIRT_BASE 0xfde00000
|
||
|
|
#define ORION5X_PCIE_IO_BUS_BASE 0x00000000
|
||
|
|
#define ORION5X_PCIE_IO_SIZE SZ_1M
|
||
|
|
|
||
|
|
#define ORION5X_PCI_IO_PHYS_BASE 0xf2100000
|
||
|
|
#define ORION5X_PCI_IO_VIRT_BASE 0xfdf00000
|
||
|
|
#define ORION5X_PCI_IO_BUS_BASE 0x00100000
|
||
|
|
#define ORION5X_PCI_IO_SIZE SZ_1M
|
||
|
|
|
||
|
|
/* Relevant only for Orion-1/Orion-NAS */
|
||
|
|
#define ORION5X_PCIE_WA_PHYS_BASE 0xf0000000
|
||
|
|
#define ORION5X_PCIE_WA_VIRT_BASE 0xfe000000
|
||
|
|
#define ORION5X_PCIE_WA_SIZE SZ_16M
|
||
|
|
|
||
|
|
#define ORION5X_PCIE_MEM_PHYS_BASE 0xe0000000
|
||
|
|
#define ORION5X_PCIE_MEM_SIZE SZ_128M
|
||
|
|
|
||
|
|
#define ORION5X_PCI_MEM_PHYS_BASE 0xe8000000
|
||
|
|
#define ORION5X_PCI_MEM_SIZE SZ_128M
|
||
|
|
|
||
|
|
/*******************************************************************************
|
||
|
|
* Supported Devices & Revisions
|
||
|
|
******************************************************************************/
|
||
|
|
/* Orion-1 (88F5181) */
|
||
|
|
#define MV88F5181_DEV_ID 0x5181
|
||
|
|
#define MV88F5181_REV_B1 3
|
||
|
|
/* Orion-NAS (88F5182) */
|
||
|
|
#define MV88F5182_DEV_ID 0x5182
|
||
|
|
#define MV88F5182_REV_A2 2
|
||
|
|
/* Orion-2 (88F5281) */
|
||
|
|
#define MV88F5281_DEV_ID 0x5281
|
||
|
|
#define MV88F5281_REV_D1 5
|
||
|
|
#define MV88F5281_REV_D2 6
|
||
|
|
|
||
|
|
/*******************************************************************************
|
||
|
|
* Orion Registers Map
|
||
|
|
******************************************************************************/
|
||
|
|
#define ORION5X_DDR_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0x00000)
|
||
|
|
#define ORION5X_DDR_REG(x) (ORION5X_DDR_VIRT_BASE | (x))
|
||
|
|
|
||
|
|
#define ORION5X_DEV_BUS_PHYS_BASE (ORION5X_REGS_PHYS_BASE | 0x10000)
|
||
|
|
#define ORION5X_DEV_BUS_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0x10000)
|
||
|
|
#define ORION5X_DEV_BUS_REG(x) (ORION5X_DEV_BUS_VIRT_BASE | (x))
|
||
|
|
#define I2C_PHYS_BASE (ORION5X_DEV_BUS_PHYS_BASE | 0x1000)
|
||
|
|
#define UART0_PHYS_BASE (ORION5X_DEV_BUS_PHYS_BASE | 0x2000)
|
||
|
|
#define UART0_VIRT_BASE (ORION5X_DEV_BUS_VIRT_BASE | 0x2000)
|
||
|
|
#define UART1_PHYS_BASE (ORION5X_DEV_BUS_PHYS_BASE | 0x2100)
|
||
|
|
#define UART1_VIRT_BASE (ORION5X_DEV_BUS_VIRT_BASE | 0x2100)
|
||
|
|
|
||
|
|
#define ORION5X_BRIDGE_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0x20000)
|
||
|
|
#define ORION5X_BRIDGE_REG(x) (ORION5X_BRIDGE_VIRT_BASE | (x))
|
||
|
|
#define TIMER_VIRT_BASE (ORION5X_BRIDGE_VIRT_BASE | 0x300)
|
||
|
|
|
||
|
|
#define ORION5X_PCI_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0x30000)
|
||
|
|
#define ORION5X_PCI_REG(x) (ORION5X_PCI_VIRT_BASE | (x))
|
||
|
|
|
||
|
|
#define ORION5X_PCIE_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0x40000)
|
||
|
|
#define ORION5X_PCIE_REG(x) (ORION5X_PCIE_VIRT_BASE | (x))
|
||
|
|
|
||
|
|
#define ORION5X_USB0_PHYS_BASE (ORION5X_REGS_PHYS_BASE | 0x50000)
|
||
|
|
#define ORION5X_USB0_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0x50000)
|
||
|
|
#define ORION5X_USB0_REG(x) (ORION5X_USB0_VIRT_BASE | (x))
|
||
|
|
|
||
|
|
#define ORION5X_ETH_PHYS_BASE (ORION5X_REGS_PHYS_BASE | 0x70000)
|
||
|
|
#define ORION5X_ETH_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0x70000)
|
||
|
|
#define ORION5X_ETH_REG(x) (ORION5X_ETH_VIRT_BASE | (x))
|
||
|
|
|
||
|
|
#define ORION5X_SATA_PHYS_BASE (ORION5X_REGS_PHYS_BASE | 0x80000)
|
||
|
|
#define ORION5X_SATA_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0x80000)
|
||
|
|
#define ORION5X_SATA_REG(x) (ORION5X_SATA_VIRT_BASE | (x))
|
||
|
|
|
||
|
|
#define ORION5X_USB1_PHYS_BASE (ORION5X_REGS_PHYS_BASE | 0xa0000)
|
||
|
|
#define ORION5X_USB1_VIRT_BASE (ORION5X_REGS_VIRT_BASE | 0xa0000)
|
||
|
|
#define ORION5X_USB1_REG(x) (ORION5X_USB1_VIRT_BASE | (x))
|
||
|
|
|
||
|
|
/*******************************************************************************
|
||
|
|
* Device Bus Registers
|
||
|
|
******************************************************************************/
|
||
|
|
#define MPP_0_7_CTRL ORION5X_DEV_BUS_REG(0x000)
|
||
|
|
#define MPP_8_15_CTRL ORION5X_DEV_BUS_REG(0x004)
|
||
|
|
#define MPP_16_19_CTRL ORION5X_DEV_BUS_REG(0x050)
|
||
|
|
#define MPP_DEV_CTRL ORION5X_DEV_BUS_REG(0x008)
|
||
|
|
#define MPP_RESET_SAMPLE ORION5X_DEV_BUS_REG(0x010)
|
||
|
|
#define GPIO_OUT ORION5X_DEV_BUS_REG(0x100)
|
||
|
|
#define GPIO_IO_CONF ORION5X_DEV_BUS_REG(0x104)
|
||
|
|
#define GPIO_BLINK_EN ORION5X_DEV_BUS_REG(0x108)
|
||
|
|
#define GPIO_IN_POL ORION5X_DEV_BUS_REG(0x10c)
|
||
|
|
#define GPIO_DATA_IN ORION5X_DEV_BUS_REG(0x110)
|
||
|
|
#define GPIO_EDGE_CAUSE ORION5X_DEV_BUS_REG(0x114)
|
||
|
|
#define GPIO_EDGE_MASK ORION5X_DEV_BUS_REG(0x118)
|
||
|
|
#define GPIO_LEVEL_MASK ORION5X_DEV_BUS_REG(0x11c)
|
||
|
|
#define DEV_BANK_0_PARAM ORION5X_DEV_BUS_REG(0x45c)
|
||
|
|
#define DEV_BANK_1_PARAM ORION5X_DEV_BUS_REG(0x460)
|
||
|
|
#define DEV_BANK_2_PARAM ORION5X_DEV_BUS_REG(0x464)
|
||
|
|
#define DEV_BANK_BOOT_PARAM ORION5X_DEV_BUS_REG(0x46c)
|
||
|
|
#define DEV_BUS_CTRL ORION5X_DEV_BUS_REG(0x4c0)
|
||
|
|
#define DEV_BUS_INT_CAUSE ORION5X_DEV_BUS_REG(0x4d0)
|
||
|
|
#define DEV_BUS_INT_MASK ORION5X_DEV_BUS_REG(0x4d4)
|
||
|
|
#define GPIO_MAX 32
|
||
|
|
|
||
|
|
/***************************************************************************
|
||
|
|
* Orion CPU Bridge Registers
|
||
|
|
**************************************************************************/
|
||
|
|
#define CPU_CONF ORION5X_BRIDGE_REG(0x100)
|
||
|
|
#define CPU_CTRL ORION5X_BRIDGE_REG(0x104)
|
||
|
|
#define CPU_RESET_MASK ORION5X_BRIDGE_REG(0x108)
|
||
|
|
#define CPU_SOFT_RESET ORION5X_BRIDGE_REG(0x10c)
|
||
|
|
#define POWER_MNG_CTRL_REG ORION5X_BRIDGE_REG(0x11C)
|
||
|
|
#define BRIDGE_CAUSE ORION5X_BRIDGE_REG(0x110)
|
||
|
|
#define BRIDGE_MASK ORION5X_BRIDGE_REG(0x114)
|
||
|
|
#define BRIDGE_INT_TIMER0 0x0002
|
||
|
|
#define BRIDGE_INT_TIMER1 0x0004
|
||
|
|
#define MAIN_IRQ_CAUSE ORION5X_BRIDGE_REG(0x200)
|
||
|
|
#define MAIN_IRQ_MASK ORION5X_BRIDGE_REG(0x204)
|
||
|
|
|
||
|
|
|
||
|
|
#endif
|