2006-06-27 07:16:03 +08:00
|
|
|
/*
|
2008-08-05 23:14:15 +08:00
|
|
|
* arch/arm/plat-omap/include/mach/board-fsample.h
|
2006-06-27 07:16:03 +08:00
|
|
|
*
|
|
|
|
|
* Board-specific goodies for TI F-Sample.
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2006 Google, Inc.
|
|
|
|
|
* Author: Brian Swetland <swetland@google.com>
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __ASM_ARCH_OMAP_FSAMPLE_H
|
|
|
|
|
#define __ASM_ARCH_OMAP_FSAMPLE_H
|
|
|
|
|
|
|
|
|
|
/* fsample is pretty close to p2-sample */
|
2008-08-05 23:14:15 +08:00
|
|
|
#include <mach/board-perseus2.h>
|
2006-06-27 07:16:03 +08:00
|
|
|
|
|
|
|
|
#define fsample_cpld_read(reg) __raw_readb(reg)
|
|
|
|
|
#define fsample_cpld_write(val, reg) __raw_writeb(val, reg)
|
|
|
|
|
|
|
|
|
|
#define FSAMPLE_CPLD_BASE 0xE8100000
|
|
|
|
|
#define FSAMPLE_CPLD_SIZE SZ_4K
|
|
|
|
|
#define FSAMPLE_CPLD_START 0x05080000
|
|
|
|
|
|
|
|
|
|
#define FSAMPLE_CPLD_REG_A (FSAMPLE_CPLD_BASE + 0x00)
|
|
|
|
|
#define FSAMPLE_CPLD_SWITCH (FSAMPLE_CPLD_BASE + 0x02)
|
|
|
|
|
#define FSAMPLE_CPLD_UART (FSAMPLE_CPLD_BASE + 0x02)
|
|
|
|
|
#define FSAMPLE_CPLD_REG_B (FSAMPLE_CPLD_BASE + 0x04)
|
|
|
|
|
#define FSAMPLE_CPLD_VERSION (FSAMPLE_CPLD_BASE + 0x06)
|
|
|
|
|
#define FSAMPLE_CPLD_SET_CLR (FSAMPLE_CPLD_BASE + 0x06)
|
|
|
|
|
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_BT_RESET 0
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_LCD_RESET 1
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_CAM_PWDN 2
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_CHARGER_ENABLE 3
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_SD_MMC_EN 4
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_aGPS_PWREN 5
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_BACKLIGHT 6
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_aGPS_EN_RESET 7
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_aGPS_SLEEPx_N 8
|
|
|
|
|
#define FSAMPLE_CPLD_BIT_OTG_RESET 9
|
|
|
|
|
|
|
|
|
|
#define fsample_cpld_set(bit) \
|
|
|
|
|
fsample_cpld_write((((bit) & 15) << 4) | 0x0f, FSAMPLE_CPLD_SET_CLR)
|
|
|
|
|
|
|
|
|
|
#define fsample_cpld_clear(bit) \
|
|
|
|
|
fsample_cpld_write(0xf0 | ((bit) & 15), FSAMPLE_CPLD_SET_CLR)
|
|
|
|
|
|
|
|
|
|
#endif
|
