2010-02-13 02:31:47 +08:00
|
|
|
/*
|
|
|
|
|
* mrst.h: Intel Moorestown platform specific setup code
|
|
|
|
|
*
|
|
|
|
|
* (C) Copyright 2009 Intel Corporation
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
|
* as published by the Free Software Foundation; version 2
|
|
|
|
|
* of the License.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef _ASM_X86_MRST_H
|
|
|
|
|
#define _ASM_X86_MRST_H
|
|
|
|
|
extern int pci_mrst_init(void);
|
2010-05-20 03:01:25 +08:00
|
|
|
extern int mrst_timer_options __cpuinitdata;
|
2010-02-12 19:37:38 +08:00
|
|
|
int __init sfi_parse_mrtc(struct sfi_table_header *table);
|
2010-02-13 02:31:47 +08:00
|
|
|
|
2010-05-20 03:01:24 +08:00
|
|
|
/*
|
|
|
|
|
* Medfield is the follow-up of Moorestown, it combines two chip solution into
|
|
|
|
|
* one. Other than that it also added always-on and constant tsc and lapic
|
|
|
|
|
* timers. Medfield is the platform name, and the chip name is called Penwell
|
|
|
|
|
* we treat Medfield/Penwell as a variant of Moorestown. Penwell can be
|
|
|
|
|
* identified via MSRs.
|
|
|
|
|
*/
|
|
|
|
|
enum mrst_cpu_type {
|
|
|
|
|
MRST_CPU_CHIP_LINCROFT = 1,
|
|
|
|
|
MRST_CPU_CHIP_PENWELL,
|
|
|
|
|
};
|
|
|
|
|
|
2010-05-20 04:40:14 +08:00
|
|
|
extern enum mrst_cpu_type __mrst_cpu_chip;
|
|
|
|
|
static enum mrst_cpu_type mrst_identify_cpu(void)
|
|
|
|
|
{
|
|
|
|
|
return __mrst_cpu_chip;
|
|
|
|
|
}
|
|
|
|
|
|
2010-05-20 03:01:24 +08:00
|
|
|
enum mrst_timer_options {
|
|
|
|
|
MRST_TIMER_DEFAULT,
|
|
|
|
|
MRST_TIMER_APBT_ONLY,
|
|
|
|
|
MRST_TIMER_LAPIC_APBT,
|
|
|
|
|
};
|
|
|
|
|
|
2010-02-12 19:08:30 +08:00
|
|
|
#define SFI_MTMR_MAX_NUM 8
|
2010-02-12 19:37:38 +08:00
|
|
|
#define SFI_MRTC_MAX 8
|
2010-02-12 19:08:30 +08:00
|
|
|
|
2010-02-13 02:31:47 +08:00
|
|
|
#endif /* _ASM_X86_MRST_H */
|
