2005-04-17 06:20:36 +08:00
|
|
|
/*
|
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
|
|
* for more details.
|
|
|
|
*
|
|
|
|
* arch/sh64/kernel/irq_cayman.c
|
|
|
|
*
|
|
|
|
* SH-5 Cayman Interrupt Support
|
|
|
|
*
|
|
|
|
* This file handles the board specific parts of the Cayman interrupt system
|
|
|
|
*
|
|
|
|
* Copyright (C) 2002 Stuart Menefy
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <asm/irq.h>
|
|
|
|
#include <asm/page.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/signal.h>
|
|
|
|
#include <asm/cayman.h>
|
|
|
|
|
|
|
|
unsigned long epld_virt;
|
|
|
|
|
|
|
|
#define EPLD_BASE 0x04002000
|
|
|
|
#define EPLD_STATUS_BASE (epld_virt + 0x10)
|
|
|
|
#define EPLD_MASK_BASE (epld_virt + 0x20)
|
|
|
|
|
|
|
|
/* Note the SMSC SuperIO chip and SMSC LAN chip interrupts are all muxed onto
|
|
|
|
the same SH-5 interrupt */
|
|
|
|
|
|
|
|
static irqreturn_t cayman_interrupt_smsc(int irq, void *dev_id, struct pt_regs *regs)
|
|
|
|
{
|
|
|
|
printk(KERN_INFO "CAYMAN: spurious SMSC interrupt\n");
|
|
|
|
return IRQ_NONE;
|
|
|
|
}
|
|
|
|
|
|
|
|
static irqreturn_t cayman_interrupt_pci2(int irq, void *dev_id, struct pt_regs *regs)
|
|
|
|
{
|
|
|
|
printk(KERN_INFO "CAYMAN: spurious PCI interrupt, IRQ %d\n", irq);
|
|
|
|
return IRQ_NONE;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct irqaction cayman_action_smsc = {
|
|
|
|
.name = "Cayman SMSC Mux",
|
|
|
|
.handler = cayman_interrupt_smsc,
|
2006-07-02 10:29:24 +08:00
|
|
|
.flags = IRQF_DISABLED,
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct irqaction cayman_action_pci2 = {
|
|
|
|
.name = "Cayman PCI2 Mux",
|
|
|
|
.handler = cayman_interrupt_pci2,
|
2006-07-02 10:29:24 +08:00
|
|
|
.flags = IRQF_DISABLED,
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static void enable_cayman_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
unsigned long mask;
|
|
|
|
unsigned int reg;
|
|
|
|
unsigned char bit;
|
|
|
|
|
|
|
|
irq -= START_EXT_IRQS;
|
|
|
|
reg = EPLD_MASK_BASE + ((irq / 8) << 2);
|
|
|
|
bit = 1<<(irq % 8);
|
|
|
|
local_irq_save(flags);
|
|
|
|
mask = ctrl_inl(reg);
|
|
|
|
mask |= bit;
|
|
|
|
ctrl_outl(mask, reg);
|
|
|
|
local_irq_restore(flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
void disable_cayman_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
unsigned long mask;
|
|
|
|
unsigned int reg;
|
|
|
|
unsigned char bit;
|
|
|
|
|
|
|
|
irq -= START_EXT_IRQS;
|
|
|
|
reg = EPLD_MASK_BASE + ((irq / 8) << 2);
|
|
|
|
bit = 1<<(irq % 8);
|
|
|
|
local_irq_save(flags);
|
|
|
|
mask = ctrl_inl(reg);
|
|
|
|
mask &= ~bit;
|
|
|
|
ctrl_outl(mask, reg);
|
|
|
|
local_irq_restore(flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ack_cayman_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
disable_cayman_irq(irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void end_cayman_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
|
|
|
enable_cayman_irq(irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned int startup_cayman_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
enable_cayman_irq(irq);
|
|
|
|
return 0; /* never anything pending */
|
|
|
|
}
|
|
|
|
|
|
|
|
static void shutdown_cayman_irq(unsigned int irq)
|
|
|
|
{
|
|
|
|
disable_cayman_irq(irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
struct hw_interrupt_type cayman_irq_type = {
|
|
|
|
.typename = "Cayman-IRQ",
|
|
|
|
.startup = startup_cayman_irq,
|
|
|
|
.shutdown = shutdown_cayman_irq,
|
|
|
|
.enable = enable_cayman_irq,
|
|
|
|
.disable = disable_cayman_irq,
|
|
|
|
.ack = ack_cayman_irq,
|
|
|
|
.end = end_cayman_irq,
|
|
|
|
};
|
|
|
|
|
|
|
|
int cayman_irq_demux(int evt)
|
|
|
|
{
|
|
|
|
int irq = intc_evt_to_irq[evt];
|
|
|
|
|
|
|
|
if (irq == SMSC_IRQ) {
|
|
|
|
unsigned long status;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
status = ctrl_inl(EPLD_STATUS_BASE) &
|
|
|
|
ctrl_inl(EPLD_MASK_BASE) & 0xff;
|
|
|
|
if (status == 0) {
|
|
|
|
irq = -1;
|
|
|
|
} else {
|
|
|
|
for (i=0; i<8; i++) {
|
|
|
|
if (status & (1<<i))
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
irq = START_EXT_IRQS + i;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (irq == PCI2_IRQ) {
|
|
|
|
unsigned long status;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
status = ctrl_inl(EPLD_STATUS_BASE + 3 * sizeof(u32)) &
|
|
|
|
ctrl_inl(EPLD_MASK_BASE + 3 * sizeof(u32)) & 0xff;
|
|
|
|
if (status == 0) {
|
|
|
|
irq = -1;
|
|
|
|
} else {
|
|
|
|
for (i=0; i<8; i++) {
|
|
|
|
if (status & (1<<i))
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
irq = START_EXT_IRQS + (3 * 8) + i;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if defined(CONFIG_PROC_FS) && defined(CONFIG_SYSCTL)
|
|
|
|
int cayman_irq_describe(char* p, int irq)
|
|
|
|
{
|
|
|
|
if (irq < NR_INTC_IRQS) {
|
|
|
|
return intc_irq_describe(p, irq);
|
|
|
|
} else if (irq < NR_INTC_IRQS + 8) {
|
|
|
|
return sprintf(p, "(SMSC %d)", irq - NR_INTC_IRQS);
|
|
|
|
} else if ((irq >= NR_INTC_IRQS + 24) && (irq < NR_INTC_IRQS + 32)) {
|
|
|
|
return sprintf(p, "(PCI2 %d)", irq - (NR_INTC_IRQS + 24));
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void init_cayman_irq(void)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
epld_virt = onchip_remap(EPLD_BASE, 1024, "EPLD");
|
|
|
|
if (!epld_virt) {
|
|
|
|
printk(KERN_ERR "Cayman IRQ: Unable to remap EPLD\n");
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
for (i=0; i<NR_EXT_IRQS; i++) {
|
[PATCH] genirq: rename desc->handler to desc->chip
This patch-queue improves the generic IRQ layer to be truly generic, by adding
various abstractions and features to it, without impacting existing
functionality.
While the queue can be best described as "fix and improve everything in the
generic IRQ layer that we could think of", and thus it consists of many
smaller features and lots of cleanups, the one feature that stands out most is
the new 'irq chip' abstraction.
The irq-chip abstraction is about describing and coding and IRQ controller
driver by mapping its raw hardware capabilities [and quirks, if needed] in a
straightforward way, without having to think about "IRQ flow"
(level/edge/etc.) type of details.
This stands in contrast with the current 'irq-type' model of genirq
architectures, which 'mixes' raw hardware capabilities with 'flow' details.
The patchset supports both types of irq controller designs at once, and
converts i386 and x86_64 to the new irq-chip design.
As a bonus side-effect of the irq-chip approach, chained interrupt controllers
(master/slave PIC constructs, etc.) are now supported by design as well.
The end result of this patchset intends to be simpler architecture-level code
and more consolidation between architectures.
We reused many bits of code and many concepts from Russell King's ARM IRQ
layer, the merging of which was one of the motivations for this patchset.
This patch:
rename desc->handler to desc->chip.
Originally i did not want to do this, because it's a big patch. But having
both "desc->handler", "desc->handle_irq" and "action->handler" caused a
large degree of confusion and made the code appear alot less clean than it
truly is.
I have also attempted a dual approach as well by introducing a
desc->chip alias - but that just wasnt robust enough and broke
frequently.
So lets get over with this quickly. The conversion was done automatically
via scripts and converts all the code in the kernel.
This renaming patch is the first one amongst the patches, so that the
remaining patches can stay flexible and can be merged and split up
without having some big monolithic patch act as a merge barrier.
[akpm@osdl.org: build fix]
[akpm@osdl.org: another build fix]
Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2006-06-29 17:24:36 +08:00
|
|
|
irq_desc[START_EXT_IRQS + i].chip = &cayman_irq_type;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Setup the SMSC interrupt */
|
|
|
|
setup_irq(SMSC_IRQ, &cayman_action_smsc);
|
|
|
|
setup_irq(PCI2_IRQ, &cayman_action_pci2);
|
|
|
|
}
|