Deepak Saxena 5cedae9ca7 [PATCH] ARM: Fix XScale PMD setting ... The ARM Architecture Reference Manual lists bit 4 of the PMD as "implementation defined" and it must be set to zero on Intel XScale CPUs or the cache does not behave properly. Found by Mike Rapoport while debugging a flash issue on the PXA255: http://marc.10east.com/?l=linux-arm-kernel&m=114845287600782&w=1 Signed-off-by: Deepak Saxena <dsaxena@plexity.net> Signed-off-by: Linus Torvalds <torvalds@osdl.org>		2006-05-31 16:27:44 -07:00
..
Kconfig	…
Makefile	…
abort-ev4.S	…
abort-ev4t.S	…
abort-ev5t.S	…
abort-ev5tj.S	…
abort-ev6.S	…
abort-lv4t.S	…
abort-macro.S	…
alignment.c	…
cache-v3.S	…
cache-v4.S	…
cache-v4wb.S	…
cache-v4wt.S	…
cache-v6.S	…
consistent.c	…
copypage-v3.S	…
copypage-v4mc.c	…
copypage-v4wb.S	…
copypage-v4wt.S	…
copypage-v6.c	…
copypage-xsc3.S	…
copypage-xscale.c	…
discontig.c	…
extable.c	…
fault-armv.c	…
fault.c	…
fault.h	…
flush.c	…
init.c	…
ioremap.c	…
mm-armv.c	…
mmap.c	…
mmu.c	…
proc-arm6_7.S	…
proc-arm720.S	…
proc-arm920.S	…
proc-arm922.S	…
proc-arm925.S	…
proc-arm926.S	…
proc-arm1020.S	…
proc-arm1020e.S	…
proc-arm1022.S	…
proc-arm1026.S	…
proc-macros.S	…
proc-sa110.S	…
proc-sa1100.S	…
proc-syms.c	…
proc-v6.S	…
proc-xsc3.S	…
proc-xscale.S	…
tlb-v3.S	…
tlb-v4.S	…
tlb-v4wb.S	…
tlb-v4wbi.S	…
tlb-v6.S	…