117 lines
3.4 KiB
C
117 lines
3.4 KiB
C
/*
|
|
* BRIEF MODULE DESCRIPTION
|
|
* Code to handle irqs on GT64120A boards
|
|
* Derived from mips/orion and Cort <cort@fsmlabs.com>
|
|
*
|
|
* Copyright (C) 2000 RidgeRun, Inc.
|
|
* Author: RidgeRun, Inc.
|
|
* glonnon@ridgerun.com, skranz@ridgerun.com, stevej@ridgerun.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
|
|
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
|
|
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
#include <linux/errno.h>
|
|
#include <linux/init.h>
|
|
#include <linux/kernel_stat.h>
|
|
#include <linux/module.h>
|
|
#include <linux/signal.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/types.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/timex.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/random.h>
|
|
#include <linux/bitops.h>
|
|
#include <asm/bootinfo.h>
|
|
#include <asm/io.h>
|
|
#include <asm/mipsregs.h>
|
|
#include <asm/system.h>
|
|
#include <asm/gt64120.h>
|
|
|
|
asmlinkage void plat_irq_dispatch(void)
|
|
{
|
|
unsigned int pending = read_c0_status() & read_c0_cause() & ST0_IM;
|
|
|
|
if (pending & STATUSF_IP4) /* int2 hardware line (timer) */
|
|
do_IRQ(4);
|
|
else if (pending & STATUSF_IP2) /* int0 hardware line */
|
|
do_IRQ(GT_INTA);
|
|
else if (pending & STATUSF_IP5) /* int3 hardware line */
|
|
do_IRQ(GT_INTD);
|
|
else if (pending & STATUSF_IP6) /* int4 hardware line */
|
|
do_IRQ(6);
|
|
else if (pending & STATUSF_IP7) /* compare int */
|
|
do_IRQ(7);
|
|
else
|
|
spurious_interrupt();
|
|
}
|
|
|
|
static void disable_ev64120_irq(unsigned int irq_nr)
|
|
{
|
|
if (irq_nr >= 8) { // All PCI interrupts are on line 5 or 2
|
|
clear_c0_status(9 << 10);
|
|
} else {
|
|
clear_c0_status(1 << (irq_nr + 8));
|
|
}
|
|
}
|
|
|
|
static void enable_ev64120_irq(unsigned int irq_nr)
|
|
{
|
|
if (irq_nr >= 8) // All PCI interrupts are on line 5 or 2
|
|
set_c0_status(9 << 10);
|
|
else
|
|
set_c0_status(1 << (irq_nr + 8));
|
|
}
|
|
|
|
static void end_ev64120_irq(unsigned int irq)
|
|
{
|
|
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
|
enable_ev64120_irq(irq);
|
|
}
|
|
|
|
static struct irq_chip ev64120_irq_type = {
|
|
.name = "EV64120",
|
|
.ack = disable_ev64120_irq,
|
|
.mask = disable_ev64120_irq,
|
|
.mask_ack = disable_ev64120_irq,
|
|
.unmask = enable_ev64120_irq,
|
|
.end = end_ev64120_irq,
|
|
};
|
|
|
|
void gt64120_irq_setup(void)
|
|
{
|
|
/*
|
|
* Clear all of the interrupts while we change the able around a bit.
|
|
*/
|
|
clear_c0_status(ST0_IM);
|
|
|
|
/*
|
|
* Enable timer. Other interrupts will be enabled as they are
|
|
* registered.
|
|
*/
|
|
set_c0_status(IE_IRQ2);
|
|
}
|
|
|
|
void __init arch_init_irq(void)
|
|
{
|
|
gt64120_irq_setup();
|
|
}
|