c478b58135
The PowerMac kernel occasionally fails to bring up the secondary CPUs on SMP, the trigger factor seem to be fairly random and related to location of code and data. This appears to be due to the initial loading of the TOC value by the secondary processor which now happens before we clear HID4:RM_CI (Real Mode Cache Invalidate). This bit should really be cleared before we do any load or store other than fetching code. This fix works based on the assumption that all SMP 64-bit PowerMacs use variants of the 970, which fortunately is true, by explicitely clearing that bit, adding an slbia for good measure as RM_CI mode is known to create bogus ERAT entries. I also removed some spurrious debug output that was left enabled by mistake while at it. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| backlight.c | ||
| bootx_init.c | ||
| cache.S | ||
| cpufreq_32.c | ||
| cpufreq_64.c | ||
| feature.c | ||
| low_i2c.c | ||
| nvram.c | ||
| pci.c | ||
| pfunc_base.c | ||
| pfunc_core.c | ||
| pic.c | ||
| pic.h | ||
| pmac.h | ||
| setup.c | ||
| sleep.S | ||
| smp.c | ||
| time.c | ||
| udbg_adb.c | ||
| udbg_scc.c | ||