171 lines
4.4 KiB
C
171 lines
4.4 KiB
C
/*
|
|
* spu hypervisor abstraction for direct hardware access.
|
|
*
|
|
* (C) Copyright IBM Deutschland Entwicklung GmbH 2005
|
|
* Copyright 2006 Sony Corp.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <linux/interrupt.h>
|
|
#include <linux/list.h>
|
|
#include <linux/module.h>
|
|
#include <linux/ptrace.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/wait.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/io.h>
|
|
#include <linux/mutex.h>
|
|
#include <linux/device.h>
|
|
|
|
#include <asm/spu.h>
|
|
#include <asm/spu_priv1.h>
|
|
#include <asm/firmware.h>
|
|
#include <asm/prom.h>
|
|
|
|
#include "interrupt.h"
|
|
#include "spu_priv1_mmio.h"
|
|
|
|
static void int_mask_and(struct spu *spu, int class, u64 mask)
|
|
{
|
|
u64 old_mask;
|
|
|
|
old_mask = in_be64(&spu->priv1->int_mask_RW[class]);
|
|
out_be64(&spu->priv1->int_mask_RW[class], old_mask & mask);
|
|
}
|
|
|
|
static void int_mask_or(struct spu *spu, int class, u64 mask)
|
|
{
|
|
u64 old_mask;
|
|
|
|
old_mask = in_be64(&spu->priv1->int_mask_RW[class]);
|
|
out_be64(&spu->priv1->int_mask_RW[class], old_mask | mask);
|
|
}
|
|
|
|
static void int_mask_set(struct spu *spu, int class, u64 mask)
|
|
{
|
|
out_be64(&spu->priv1->int_mask_RW[class], mask);
|
|
}
|
|
|
|
static u64 int_mask_get(struct spu *spu, int class)
|
|
{
|
|
return in_be64(&spu->priv1->int_mask_RW[class]);
|
|
}
|
|
|
|
static void int_stat_clear(struct spu *spu, int class, u64 stat)
|
|
{
|
|
out_be64(&spu->priv1->int_stat_RW[class], stat);
|
|
}
|
|
|
|
static u64 int_stat_get(struct spu *spu, int class)
|
|
{
|
|
return in_be64(&spu->priv1->int_stat_RW[class]);
|
|
}
|
|
|
|
static void cpu_affinity_set(struct spu *spu, int cpu)
|
|
{
|
|
u64 target = iic_get_target_id(cpu);
|
|
u64 route = target << 48 | target << 32 | target << 16;
|
|
out_be64(&spu->priv1->int_route_RW, route);
|
|
}
|
|
|
|
static u64 mfc_dar_get(struct spu *spu)
|
|
{
|
|
return in_be64(&spu->priv1->mfc_dar_RW);
|
|
}
|
|
|
|
static u64 mfc_dsisr_get(struct spu *spu)
|
|
{
|
|
return in_be64(&spu->priv1->mfc_dsisr_RW);
|
|
}
|
|
|
|
static void mfc_dsisr_set(struct spu *spu, u64 dsisr)
|
|
{
|
|
out_be64(&spu->priv1->mfc_dsisr_RW, dsisr);
|
|
}
|
|
|
|
static void mfc_sdr_setup(struct spu *spu)
|
|
{
|
|
out_be64(&spu->priv1->mfc_sdr_RW, mfspr(SPRN_SDR1));
|
|
}
|
|
|
|
static void mfc_sr1_set(struct spu *spu, u64 sr1)
|
|
{
|
|
out_be64(&spu->priv1->mfc_sr1_RW, sr1);
|
|
}
|
|
|
|
static u64 mfc_sr1_get(struct spu *spu)
|
|
{
|
|
return in_be64(&spu->priv1->mfc_sr1_RW);
|
|
}
|
|
|
|
static void mfc_tclass_id_set(struct spu *spu, u64 tclass_id)
|
|
{
|
|
out_be64(&spu->priv1->mfc_tclass_id_RW, tclass_id);
|
|
}
|
|
|
|
static u64 mfc_tclass_id_get(struct spu *spu)
|
|
{
|
|
return in_be64(&spu->priv1->mfc_tclass_id_RW);
|
|
}
|
|
|
|
static void tlb_invalidate(struct spu *spu)
|
|
{
|
|
out_be64(&spu->priv1->tlb_invalidate_entry_W, 0ul);
|
|
}
|
|
|
|
static void resource_allocation_groupID_set(struct spu *spu, u64 id)
|
|
{
|
|
out_be64(&spu->priv1->resource_allocation_groupID_RW, id);
|
|
}
|
|
|
|
static u64 resource_allocation_groupID_get(struct spu *spu)
|
|
{
|
|
return in_be64(&spu->priv1->resource_allocation_groupID_RW);
|
|
}
|
|
|
|
static void resource_allocation_enable_set(struct spu *spu, u64 enable)
|
|
{
|
|
out_be64(&spu->priv1->resource_allocation_enable_RW, enable);
|
|
}
|
|
|
|
static u64 resource_allocation_enable_get(struct spu *spu)
|
|
{
|
|
return in_be64(&spu->priv1->resource_allocation_enable_RW);
|
|
}
|
|
|
|
const struct spu_priv1_ops spu_priv1_mmio_ops =
|
|
{
|
|
.int_mask_and = int_mask_and,
|
|
.int_mask_or = int_mask_or,
|
|
.int_mask_set = int_mask_set,
|
|
.int_mask_get = int_mask_get,
|
|
.int_stat_clear = int_stat_clear,
|
|
.int_stat_get = int_stat_get,
|
|
.cpu_affinity_set = cpu_affinity_set,
|
|
.mfc_dar_get = mfc_dar_get,
|
|
.mfc_dsisr_get = mfc_dsisr_get,
|
|
.mfc_dsisr_set = mfc_dsisr_set,
|
|
.mfc_sdr_setup = mfc_sdr_setup,
|
|
.mfc_sr1_set = mfc_sr1_set,
|
|
.mfc_sr1_get = mfc_sr1_get,
|
|
.mfc_tclass_id_set = mfc_tclass_id_set,
|
|
.mfc_tclass_id_get = mfc_tclass_id_get,
|
|
.tlb_invalidate = tlb_invalidate,
|
|
.resource_allocation_groupID_set = resource_allocation_groupID_set,
|
|
.resource_allocation_groupID_get = resource_allocation_groupID_get,
|
|
.resource_allocation_enable_set = resource_allocation_enable_set,
|
|
.resource_allocation_enable_get = resource_allocation_enable_get,
|
|
};
|