298476220d
Currently when making changes to control registers, we typically need some time for changes to take effect (8 nops, generally). However, for sh4a we simply need to do an icbi.. This is a simple patch for implementing a general purpose ctrl_barrier() which functions as a control register write barrier. There's some additional documentation in the patch itself, but it's pretty self explanatory. There were also some places where we were not doing the barrier, which didn't seem to have any adverse effects on legacy parts, but certainly did on sh4a. It's safer to have the barrier in place for legacy parts as well in these cases, though this does make flush_tlb_all() more expensive (by an order of 8 nops). We can ifdef around the flush_tlb_all() case for now if it's clear that all legacy parts won't have a problem with this. Signed-off-by: Paul Mundt <lethal@linux-sh.org> |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| cache-sh2.c | ||
| cache-sh3.c | ||
| cache-sh4.c | ||
| cache-sh7705.c | ||
| clear_page.S | ||
| consistent.c | ||
| copy_page.S | ||
| extable.c | ||
| fault-nommu.c | ||
| fault.c | ||
| hugetlbpage.c | ||
| init.c | ||
| ioremap.c | ||
| pg-dma.c | ||
| pg-nommu.c | ||
| pg-sh4.c | ||
| pg-sh7705.c | ||
| tlb-nommu.c | ||
| tlb-sh3.c | ||
| tlb-sh4.c | ||