303 lines
7.0 KiB
C
303 lines
7.0 KiB
C
/*
|
|
* Copyright 2007 Robert Schwebel <r.schwebel@pengutronix.de>, Pengutronix
|
|
* Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*/
|
|
|
|
#include <linux/platform_device.h>
|
|
#include <linux/mtd/physmap.h>
|
|
#include <linux/mtd/plat-ram.h>
|
|
#include <linux/io.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/i2c/at24.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach-types.h>
|
|
#include <mach/common.h>
|
|
#include <mach/hardware.h>
|
|
#include <mach/iomux.h>
|
|
#ifdef CONFIG_I2C_IMX
|
|
#include <mach/i2c.h>
|
|
#endif
|
|
#include <asm/mach/time.h>
|
|
#include <mach/imx-uart.h>
|
|
#include <mach/board-pcm038.h>
|
|
#include <mach/mxc_nand.h>
|
|
|
|
#include "devices.h"
|
|
|
|
/*
|
|
* Phytec's PCM038 comes with 2MiB battery buffered SRAM,
|
|
* 16 bit width
|
|
*/
|
|
|
|
static struct platdata_mtd_ram pcm038_sram_data = {
|
|
.bankwidth = 2,
|
|
};
|
|
|
|
static struct resource pcm038_sram_resource = {
|
|
.start = CS1_BASE_ADDR,
|
|
.end = CS1_BASE_ADDR + 512 * 1024 - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device pcm038_sram_mtd_device = {
|
|
.name = "mtd-ram",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &pcm038_sram_data,
|
|
},
|
|
.num_resources = 1,
|
|
.resource = &pcm038_sram_resource,
|
|
};
|
|
|
|
/*
|
|
* Phytec's phyCORE-i.MX27 comes with 32MiB flash,
|
|
* 16 bit width
|
|
*/
|
|
static struct physmap_flash_data pcm038_flash_data = {
|
|
.width = 2,
|
|
};
|
|
|
|
static struct resource pcm038_flash_resource = {
|
|
.start = 0xc0000000,
|
|
.end = 0xc1ffffff,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device pcm038_nor_mtd_device = {
|
|
.name = "physmap-flash",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &pcm038_flash_data,
|
|
},
|
|
.num_resources = 1,
|
|
.resource = &pcm038_flash_resource,
|
|
};
|
|
|
|
static int mxc_uart0_pins[] = {
|
|
PE12_PF_UART1_TXD,
|
|
PE13_PF_UART1_RXD,
|
|
PE14_PF_UART1_CTS,
|
|
PE15_PF_UART1_RTS
|
|
};
|
|
|
|
static int uart_mxc_port0_init(struct platform_device *pdev)
|
|
{
|
|
return mxc_gpio_setup_multiple_pins(mxc_uart0_pins,
|
|
ARRAY_SIZE(mxc_uart0_pins), "UART0");
|
|
}
|
|
|
|
static int uart_mxc_port0_exit(struct platform_device *pdev)
|
|
{
|
|
mxc_gpio_release_multiple_pins(mxc_uart0_pins,
|
|
ARRAY_SIZE(mxc_uart0_pins));
|
|
return 0;
|
|
}
|
|
|
|
static int mxc_uart1_pins[] = {
|
|
PE3_PF_UART2_CTS,
|
|
PE4_PF_UART2_RTS,
|
|
PE6_PF_UART2_TXD,
|
|
PE7_PF_UART2_RXD
|
|
};
|
|
|
|
static int uart_mxc_port1_init(struct platform_device *pdev)
|
|
{
|
|
return mxc_gpio_setup_multiple_pins(mxc_uart1_pins,
|
|
ARRAY_SIZE(mxc_uart1_pins), "UART1");
|
|
}
|
|
|
|
static int uart_mxc_port1_exit(struct platform_device *pdev)
|
|
{
|
|
mxc_gpio_release_multiple_pins(mxc_uart1_pins,
|
|
ARRAY_SIZE(mxc_uart1_pins));
|
|
return 0;
|
|
}
|
|
|
|
static int mxc_uart2_pins[] = { PE8_PF_UART3_TXD,
|
|
PE9_PF_UART3_RXD,
|
|
PE10_PF_UART3_CTS,
|
|
PE11_PF_UART3_RTS };
|
|
|
|
static int uart_mxc_port2_init(struct platform_device *pdev)
|
|
{
|
|
return mxc_gpio_setup_multiple_pins(mxc_uart2_pins,
|
|
ARRAY_SIZE(mxc_uart2_pins), "UART2");
|
|
}
|
|
|
|
static int uart_mxc_port2_exit(struct platform_device *pdev)
|
|
{
|
|
mxc_gpio_release_multiple_pins(mxc_uart2_pins,
|
|
ARRAY_SIZE(mxc_uart2_pins));
|
|
return 0;
|
|
}
|
|
|
|
static struct imxuart_platform_data uart_pdata[] = {
|
|
{
|
|
.init = uart_mxc_port0_init,
|
|
.exit = uart_mxc_port0_exit,
|
|
.flags = IMXUART_HAVE_RTSCTS,
|
|
}, {
|
|
.init = uart_mxc_port1_init,
|
|
.exit = uart_mxc_port1_exit,
|
|
.flags = IMXUART_HAVE_RTSCTS,
|
|
}, {
|
|
.init = uart_mxc_port2_init,
|
|
.exit = uart_mxc_port2_exit,
|
|
.flags = IMXUART_HAVE_RTSCTS,
|
|
},
|
|
};
|
|
|
|
static int mxc_fec_pins[] = {
|
|
PD0_AIN_FEC_TXD0,
|
|
PD1_AIN_FEC_TXD1,
|
|
PD2_AIN_FEC_TXD2,
|
|
PD3_AIN_FEC_TXD3,
|
|
PD4_AOUT_FEC_RX_ER,
|
|
PD5_AOUT_FEC_RXD1,
|
|
PD6_AOUT_FEC_RXD2,
|
|
PD7_AOUT_FEC_RXD3,
|
|
PD8_AF_FEC_MDIO,
|
|
PD9_AIN_FEC_MDC,
|
|
PD10_AOUT_FEC_CRS,
|
|
PD11_AOUT_FEC_TX_CLK,
|
|
PD12_AOUT_FEC_RXD0,
|
|
PD13_AOUT_FEC_RX_DV,
|
|
PD14_AOUT_FEC_RX_CLK,
|
|
PD15_AOUT_FEC_COL,
|
|
PD16_AIN_FEC_TX_ER,
|
|
PF23_AIN_FEC_TX_EN
|
|
};
|
|
|
|
static void gpio_fec_active(void)
|
|
{
|
|
mxc_gpio_setup_multiple_pins(mxc_fec_pins,
|
|
ARRAY_SIZE(mxc_fec_pins), "FEC");
|
|
}
|
|
|
|
static struct mxc_nand_platform_data pcm038_nand_board_info = {
|
|
.width = 1,
|
|
.hw_ecc = 1,
|
|
};
|
|
|
|
static struct platform_device *platform_devices[] __initdata = {
|
|
&pcm038_nor_mtd_device,
|
|
&mxc_w1_master_device,
|
|
&mxc_fec_device,
|
|
&pcm038_sram_mtd_device,
|
|
};
|
|
|
|
/* On pcm038 there's a sram attached to CS1, we enable the chipselect here and
|
|
* setup other stuffs to access the sram. */
|
|
static void __init pcm038_init_sram(void)
|
|
{
|
|
__raw_writel(0x0000d843, CSCR_U(1));
|
|
__raw_writel(0x22252521, CSCR_L(1));
|
|
__raw_writel(0x22220a00, CSCR_A(1));
|
|
}
|
|
|
|
#ifdef CONFIG_I2C_IMX
|
|
static int mxc_i2c1_pins[] = {
|
|
PC5_PF_I2C2_SDA,
|
|
PC6_PF_I2C2_SCL
|
|
};
|
|
|
|
static int pcm038_i2c_1_init(struct device *dev)
|
|
{
|
|
return mxc_gpio_setup_multiple_pins(mxc_i2c1_pins, ARRAY_SIZE(mxc_i2c1_pins),
|
|
"I2C1");
|
|
}
|
|
|
|
static void pcm038_i2c_1_exit(struct device *dev)
|
|
{
|
|
mxc_gpio_release_multiple_pins(mxc_i2c1_pins, ARRAY_SIZE(mxc_i2c1_pins));
|
|
}
|
|
|
|
static struct imxi2c_platform_data pcm038_i2c_1_data = {
|
|
.bitrate = 100000,
|
|
.init = pcm038_i2c_1_init,
|
|
.exit = pcm038_i2c_1_exit,
|
|
};
|
|
|
|
static struct at24_platform_data board_eeprom = {
|
|
.byte_len = 4096,
|
|
.page_size = 32,
|
|
.flags = AT24_FLAG_ADDR16,
|
|
};
|
|
|
|
static struct i2c_board_info pcm038_i2c_devices[] = {
|
|
[0] = {
|
|
I2C_BOARD_INFO("at24", 0x52), /* E0=0, E1=1, E2=0 */
|
|
.platform_data = &board_eeprom,
|
|
},
|
|
[1] = {
|
|
I2C_BOARD_INFO("rtc-pcf8563", 0x51),
|
|
.type = "pcf8563"
|
|
},
|
|
[2] = {
|
|
I2C_BOARD_INFO("lm75", 0x4a),
|
|
.type = "lm75"
|
|
}
|
|
};
|
|
#endif
|
|
|
|
static void __init pcm038_init(void)
|
|
{
|
|
gpio_fec_active();
|
|
pcm038_init_sram();
|
|
|
|
mxc_register_device(&mxc_uart_device0, &uart_pdata[0]);
|
|
mxc_register_device(&mxc_uart_device1, &uart_pdata[1]);
|
|
mxc_register_device(&mxc_uart_device2, &uart_pdata[2]);
|
|
|
|
mxc_gpio_mode(PE16_AF_OWIRE);
|
|
mxc_register_device(&mxc_nand_device, &pcm038_nand_board_info);
|
|
|
|
#ifdef CONFIG_I2C_IMX
|
|
/* only the i2c master 1 is used on this CPU card */
|
|
i2c_register_board_info(1, pcm038_i2c_devices,
|
|
ARRAY_SIZE(pcm038_i2c_devices));
|
|
|
|
mxc_register_device(&mxc_i2c_device1, &pcm038_i2c_1_data);
|
|
#endif
|
|
|
|
platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));
|
|
|
|
#ifdef CONFIG_MACH_PCM970_BASEBOARD
|
|
pcm970_baseboard_init();
|
|
#endif
|
|
}
|
|
|
|
static void __init pcm038_timer_init(void)
|
|
{
|
|
mx27_clocks_init(26000000);
|
|
}
|
|
|
|
static struct sys_timer pcm038_timer = {
|
|
.init = pcm038_timer_init,
|
|
};
|
|
|
|
MACHINE_START(PCM038, "phyCORE-i.MX27")
|
|
.phys_io = AIPI_BASE_ADDR,
|
|
.io_pg_offst = ((AIPI_BASE_ADDR_VIRT) >> 18) & 0xfffc,
|
|
.boot_params = PHYS_OFFSET + 0x100,
|
|
.map_io = mxc_map_io,
|
|
.init_irq = mxc_init_irq,
|
|
.init_machine = pcm038_init,
|
|
.timer = &pcm038_timer,
|
|
MACHINE_END
|