892 lines
33 KiB
C
892 lines
33 KiB
C
/*
|
|
* Audio support for PS3
|
|
* Copyright (C) 2007 Sony Computer Entertainment Inc.
|
|
* Copyright 2006, 2007 Sony Corporation
|
|
* All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
/*
|
|
* interrupt / configure registers
|
|
*/
|
|
|
|
#define PS3_AUDIO_INTR_0 (0x00000100)
|
|
#define PS3_AUDIO_INTR_EN_0 (0x00000140)
|
|
#define PS3_AUDIO_CONFIG (0x00000200)
|
|
|
|
/*
|
|
* DMAC registers
|
|
* n:0..9
|
|
*/
|
|
#define PS3_AUDIO_DMAC_REGBASE(x) (0x0000210 + 0x20 * (x))
|
|
|
|
#define PS3_AUDIO_KICK(n) (PS3_AUDIO_DMAC_REGBASE(n) + 0x00)
|
|
#define PS3_AUDIO_SOURCE(n) (PS3_AUDIO_DMAC_REGBASE(n) + 0x04)
|
|
#define PS3_AUDIO_DEST(n) (PS3_AUDIO_DMAC_REGBASE(n) + 0x08)
|
|
#define PS3_AUDIO_DMASIZE(n) (PS3_AUDIO_DMAC_REGBASE(n) + 0x0C)
|
|
|
|
/*
|
|
* mute control
|
|
*/
|
|
#define PS3_AUDIO_AX_MCTRL (0x00004000)
|
|
#define PS3_AUDIO_AX_ISBP (0x00004004)
|
|
#define PS3_AUDIO_AX_AOBP (0x00004008)
|
|
#define PS3_AUDIO_AX_IC (0x00004010)
|
|
#define PS3_AUDIO_AX_IE (0x00004014)
|
|
#define PS3_AUDIO_AX_IS (0x00004018)
|
|
|
|
/*
|
|
* three wire serial
|
|
* n:0..3
|
|
*/
|
|
#define PS3_AUDIO_AO_MCTRL (0x00006000)
|
|
#define PS3_AUDIO_AO_3WMCTRL (0x00006004)
|
|
|
|
#define PS3_AUDIO_AO_3WCTRL(n) (0x00006200 + 0x200 * (n))
|
|
|
|
/*
|
|
* S/PDIF
|
|
* n:0..1
|
|
* x:0..11
|
|
* y:0..5
|
|
*/
|
|
#define PS3_AUDIO_AO_SPD_REGBASE(n) (0x00007200 + 0x200 * (n))
|
|
|
|
#define PS3_AUDIO_AO_SPDCTRL(n) \
|
|
(PS3_AUDIO_AO_SPD_REGBASE(n) + 0x00)
|
|
#define PS3_AUDIO_AO_SPDUB(n, x) \
|
|
(PS3_AUDIO_AO_SPD_REGBASE(n) + 0x04 + 0x04 * (x))
|
|
#define PS3_AUDIO_AO_SPDCS(n, y) \
|
|
(PS3_AUDIO_AO_SPD_REGBASE(n) + 0x34 + 0x04 * (y))
|
|
|
|
|
|
/*
|
|
PS3_AUDIO_INTR_0 register tells an interrupt handler which audio
|
|
DMA channel triggered the interrupt. The interrupt status for a channel
|
|
can be cleared by writing a '1' to the corresponding bit. A new interrupt
|
|
cannot be generated until the previous interrupt has been cleared.
|
|
|
|
Note that the status reported by PS3_AUDIO_INTR_0 is independent of the
|
|
value of PS3_AUDIO_INTR_EN_0.
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0 0 0 0 0 0|C|0|C|0|C|0|C|0|C|0|C|0|C|0|C|0|C|0|C| INTR_0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
#define PS3_AUDIO_INTR_0_CHAN(n) (1 << ((n) * 2))
|
|
#define PS3_AUDIO_INTR_0_CHAN9 PS3_AUDIO_INTR_0_CHAN(9)
|
|
#define PS3_AUDIO_INTR_0_CHAN8 PS3_AUDIO_INTR_0_CHAN(8)
|
|
#define PS3_AUDIO_INTR_0_CHAN7 PS3_AUDIO_INTR_0_CHAN(7)
|
|
#define PS3_AUDIO_INTR_0_CHAN6 PS3_AUDIO_INTR_0_CHAN(6)
|
|
#define PS3_AUDIO_INTR_0_CHAN5 PS3_AUDIO_INTR_0_CHAN(5)
|
|
#define PS3_AUDIO_INTR_0_CHAN4 PS3_AUDIO_INTR_0_CHAN(4)
|
|
#define PS3_AUDIO_INTR_0_CHAN3 PS3_AUDIO_INTR_0_CHAN(3)
|
|
#define PS3_AUDIO_INTR_0_CHAN2 PS3_AUDIO_INTR_0_CHAN(2)
|
|
#define PS3_AUDIO_INTR_0_CHAN1 PS3_AUDIO_INTR_0_CHAN(1)
|
|
#define PS3_AUDIO_INTR_0_CHAN0 PS3_AUDIO_INTR_0_CHAN(0)
|
|
|
|
/*
|
|
The PS3_AUDIO_INTR_EN_0 register specifies which DMA channels can generate
|
|
an interrupt to the PU. Each bit of PS3_AUDIO_INTR_EN_0 is ANDed with the
|
|
corresponding bit in PS3_AUDIO_INTR_0. The resulting bits are OR'd together
|
|
to generate the Audio interrupt.
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0 0 0 0 0 0|C|0|C|0|C|0|C|0|C|0|C|0|C|0|C|0|C|0|C| INTR_EN_0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|
|
Bit assignments are same as PS3_AUDIO_INTR_0
|
|
*/
|
|
|
|
/*
|
|
PS3_AUDIO_CONFIG
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 C|0 0 0 0 0 0 0 0| CONFIG
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|
|
*/
|
|
|
|
/* The CLEAR field cancels all pending transfers, and stops any running DMA
|
|
transfers. Any interrupts associated with the canceled transfers
|
|
will occur as if the transfer had finished.
|
|
Since this bit is designed to recover from DMA related issues
|
|
which are caused by unpredictable situations, it is prefered to wait
|
|
for normal DMA transfer end without using this bit.
|
|
*/
|
|
#define PS3_AUDIO_CONFIG_CLEAR (1 << 8) /* RWIVF */
|
|
|
|
/*
|
|
PS3_AUDIO_AX_MCTRL: Audio Port Mute Control Register
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|A|A|A|0 0 0 0 0 0 0|S|S|A|A|A|A| AX_MCTRL
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
|
|
/* 3 Wire Audio Serial Output Channel Mutes (0..3) */
|
|
#define PS3_AUDIO_AX_MCTRL_ASOMT(n) (1 << (3 - (n))) /* RWIVF */
|
|
#define PS3_AUDIO_AX_MCTRL_ASO3MT (1 << 0) /* RWIVF */
|
|
#define PS3_AUDIO_AX_MCTRL_ASO2MT (1 << 1) /* RWIVF */
|
|
#define PS3_AUDIO_AX_MCTRL_ASO1MT (1 << 2) /* RWIVF */
|
|
#define PS3_AUDIO_AX_MCTRL_ASO0MT (1 << 3) /* RWIVF */
|
|
|
|
/* S/PDIF mutes (0,1)*/
|
|
#define PS3_AUDIO_AX_MCTRL_SPOMT(n) (1 << (5 - (n))) /* RWIVF */
|
|
#define PS3_AUDIO_AX_MCTRL_SPO1MT (1 << 4) /* RWIVF */
|
|
#define PS3_AUDIO_AX_MCTRL_SPO0MT (1 << 5) /* RWIVF */
|
|
|
|
/* All 3 Wire Serial Outputs Mute */
|
|
#define PS3_AUDIO_AX_MCTRL_AASOMT (1 << 13) /* RWIVF */
|
|
|
|
/* All S/PDIF Mute */
|
|
#define PS3_AUDIO_AX_MCTRL_ASPOMT (1 << 14) /* RWIVF */
|
|
|
|
/* All Audio Outputs Mute */
|
|
#define PS3_AUDIO_AX_MCTRL_AAOMT (1 << 15) /* RWIVF */
|
|
|
|
/*
|
|
S/PDIF Outputs Buffer Read/Write Pointer Register
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0|0|SPO0B|0|SPO1B|0 0 0 0 0 0 0 0|0|SPO0B|0|SPO1B| AX_ISBP
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|
|
*/
|
|
/*
|
|
S/PDIF Output Channel Read Buffer Numbers
|
|
Buffer number is value of field.
|
|
Indicates current read access buffer ID from Audio Data
|
|
Transfer controller of S/PDIF Output
|
|
*/
|
|
|
|
#define PS3_AUDIO_AX_ISBP_SPOBRN_MASK(n) (0x7 << 4 * (1 - (n))) /* R-IUF */
|
|
#define PS3_AUDIO_AX_ISBP_SPO1BRN_MASK (0x7 << 0) /* R-IUF */
|
|
#define PS3_AUDIO_AX_ISBP_SPO0BRN_MASK (0x7 << 4) /* R-IUF */
|
|
|
|
/*
|
|
S/PDIF Output Channel Buffer Write Numbers
|
|
Indicates current write access buffer ID from bus master.
|
|
*/
|
|
#define PS3_AUDIO_AX_ISBP_SPOBWN_MASK(n) (0x7 << 4 * (5 - (n))) /* R-IUF */
|
|
#define PS3_AUDIO_AX_ISBP_SPO1BWN_MASK (0x7 << 16) /* R-IUF */
|
|
#define PS3_AUDIO_AX_ISBP_SPO0BWN_MASK (0x7 << 20) /* R-IUF */
|
|
|
|
/*
|
|
3 Wire Audio Serial Outputs Buffer Read/Write
|
|
Pointer Register
|
|
Buffer number is value of field
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0|ASO0B|0|ASO1B|0|ASO2B|0|ASO3B|0|ASO0B|0|ASO1B|0|ASO2B|0|ASO3B| AX_AOBP
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
|
|
/*
|
|
3 Wire Audio Serial Output Channel Buffer Read Numbers
|
|
Indicates current read access buffer Id from Audio Data Transfer
|
|
Controller of 3 Wire Audio Serial Output Channels
|
|
*/
|
|
#define PS3_AUDIO_AX_AOBP_ASOBRN_MASK(n) (0x7 << 4 * (3 - (n))) /* R-IUF */
|
|
|
|
#define PS3_AUDIO_AX_AOBP_ASO3BRN_MASK (0x7 << 0) /* R-IUF */
|
|
#define PS3_AUDIO_AX_AOBP_ASO2BRN_MASK (0x7 << 4) /* R-IUF */
|
|
#define PS3_AUDIO_AX_AOBP_ASO1BRN_MASK (0x7 << 8) /* R-IUF */
|
|
#define PS3_AUDIO_AX_AOBP_ASO0BRN_MASK (0x7 << 12) /* R-IUF */
|
|
|
|
/*
|
|
3 Wire Audio Serial Output Channel Buffer Write Numbers
|
|
Indicates current write access buffer ID from bus master.
|
|
*/
|
|
#define PS3_AUDIO_AX_AOBP_ASOBWN_MASK(n) (0x7 << 4 * (7 - (n))) /* R-IUF */
|
|
|
|
#define PS3_AUDIO_AX_AOBP_ASO3BWN_MASK (0x7 << 16) /* R-IUF */
|
|
#define PS3_AUDIO_AX_AOBP_ASO2BWN_MASK (0x7 << 20) /* R-IUF */
|
|
#define PS3_AUDIO_AX_AOBP_ASO1BWN_MASK (0x7 << 24) /* R-IUF */
|
|
#define PS3_AUDIO_AX_AOBP_ASO0BWN_MASK (0x7 << 28) /* R-IUF */
|
|
|
|
|
|
|
|
/*
|
|
Audio Port Interrupt Condition Register
|
|
For the fields in this register, the following values apply:
|
|
0 = Interrupt is generated every interrupt event.
|
|
1 = Interrupt is generated every 2 interrupt events.
|
|
2 = Interrupt is generated every 4 interrupt events.
|
|
3 = Reserved
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0|0 0|SPO|0 0|SPO|0 0|AAS|0 0 0 0 0 0 0 0 0 0 0 0| AX_IC
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
/*
|
|
All 3-Wire Audio Serial Outputs Interrupt Mode
|
|
Configures the Interrupt and Signal Notification
|
|
condition of all 3-wire Audio Serial Outputs.
|
|
*/
|
|
#define PS3_AUDIO_AX_IC_AASOIMD_MASK (0x3 << 12) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IC_AASOIMD_EVERY1 (0x0 << 12) /* RWI-V */
|
|
#define PS3_AUDIO_AX_IC_AASOIMD_EVERY2 (0x1 << 12) /* RW--V */
|
|
#define PS3_AUDIO_AX_IC_AASOIMD_EVERY4 (0x2 << 12) /* RW--V */
|
|
|
|
/*
|
|
S/PDIF Output Channel Interrupt Modes
|
|
Configures the Interrupt and signal Notification
|
|
conditions of S/PDIF output channels.
|
|
*/
|
|
#define PS3_AUDIO_AX_IC_SPO1IMD_MASK (0x3 << 16) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IC_SPO1IMD_EVERY1 (0x0 << 16) /* RWI-V */
|
|
#define PS3_AUDIO_AX_IC_SPO1IMD_EVERY2 (0x1 << 16) /* RW--V */
|
|
#define PS3_AUDIO_AX_IC_SPO1IMD_EVERY4 (0x2 << 16) /* RW--V */
|
|
|
|
#define PS3_AUDIO_AX_IC_SPO0IMD_MASK (0x3 << 20) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IC_SPO0IMD_EVERY1 (0x0 << 20) /* RWI-V */
|
|
#define PS3_AUDIO_AX_IC_SPO0IMD_EVERY2 (0x1 << 20) /* RW--V */
|
|
#define PS3_AUDIO_AX_IC_SPO0IMD_EVERY4 (0x2 << 20) /* RW--V */
|
|
|
|
/*
|
|
Audio Port interrupt Enable Register
|
|
Configures whether to enable or disable each Interrupt Generation.
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0|S|S|0 0|A|A|A|A|0 0 0 0|S|S|0 0|S|S|0 0|A|A|A|A| AX_IE
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|
|
*/
|
|
|
|
/*
|
|
3 Wire Audio Serial Output Channel Buffer Underflow
|
|
Interrupt Enables
|
|
Select enable/disable of Buffer Underflow Interrupts for
|
|
3-Wire Audio Serial Output Channels
|
|
DISABLED=Interrupt generation disabled.
|
|
*/
|
|
#define PS3_AUDIO_AX_IE_ASOBUIE(n) (1 << (3 - (n))) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_ASO3BUIE (1 << 0) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_ASO2BUIE (1 << 1) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_ASO1BUIE (1 << 2) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_ASO0BUIE (1 << 3) /* RWIVF */
|
|
|
|
/* S/PDIF Output Channel Buffer Underflow Interrupt Enables */
|
|
|
|
#define PS3_AUDIO_AX_IE_SPOBUIE(n) (1 << (7 - (n))) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_SPO1BUIE (1 << 6) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_SPO0BUIE (1 << 7) /* RWIVF */
|
|
|
|
/* S/PDIF Output Channel One Block Transfer Completion Interrupt Enables */
|
|
|
|
#define PS3_AUDIO_AX_IE_SPOBTCIE(n) (1 << (11 - (n))) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_SPO1BTCIE (1 << 10) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_SPO0BTCIE (1 << 11) /* RWIVF */
|
|
|
|
/* 3-Wire Audio Serial Output Channel Buffer Empty Interrupt Enables */
|
|
|
|
#define PS3_AUDIO_AX_IE_ASOBEIE(n) (1 << (19 - (n))) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_ASO3BEIE (1 << 16) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_ASO2BEIE (1 << 17) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_ASO1BEIE (1 << 18) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_ASO0BEIE (1 << 19) /* RWIVF */
|
|
|
|
/* S/PDIF Output Channel Buffer Empty Interrupt Enables */
|
|
|
|
#define PS3_AUDIO_AX_IE_SPOBEIE(n) (1 << (23 - (n))) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_SPO1BEIE (1 << 22) /* RWIVF */
|
|
#define PS3_AUDIO_AX_IE_SPO0BEIE (1 << 23) /* RWIVF */
|
|
|
|
/*
|
|
Audio Port Interrupt Status Register
|
|
Indicates Interrupt status, which interrupt has occured, and can clear
|
|
each interrupt in this register.
|
|
Writing 1b to a field containing 1b clears field and de-asserts interrupt.
|
|
Writing 0b to a field has no effect.
|
|
Field vaules are the following:
|
|
0 - Interrupt hasn't occured.
|
|
1 - Interrupt has occured.
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0|S|S|0 0|A|A|A|A|0 0 0 0|S|S|0 0|S|S|0 0|A|A|A|A| AX_IS
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|
|
Bit assignment are same as AX_IE
|
|
*/
|
|
|
|
/*
|
|
Audio Output Master Control Register
|
|
Configures Master Clock and other master Audio Output Settings
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0|SCKSE|0|SCKSE| MR0 | MR1 |MCL|MCL|0 0 0 0|0 0 0 0 0 0 0 0| AO_MCTRL
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
|
|
/*
|
|
MCLK Output Control
|
|
Controls mclko[1] output.
|
|
0 - Disable output (fixed at High)
|
|
1 - Output clock produced by clock selected
|
|
with scksel1 by mr1
|
|
2 - Reserved
|
|
3 - Reserved
|
|
*/
|
|
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC1_MASK (0x3 << 12) /* RWIVF */
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC1_DISABLED (0x0 << 12) /* RWI-V */
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC1_ENABLED (0x1 << 12) /* RW--V */
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC1_RESVD2 (0x2 << 12) /* RW--V */
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC1_RESVD3 (0x3 << 12) /* RW--V */
|
|
|
|
/*
|
|
MCLK Output Control
|
|
Controls mclko[0] output.
|
|
0 - Disable output (fixed at High)
|
|
1 - Output clock produced by clock selected
|
|
with SCKSEL0 by MR0
|
|
2 - Reserved
|
|
3 - Reserved
|
|
*/
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC0_MASK (0x3 << 14) /* RWIVF */
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC0_DISABLED (0x0 << 14) /* RWI-V */
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC0_ENABLED (0x1 << 14) /* RW--V */
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC0_RESVD2 (0x2 << 14) /* RW--V */
|
|
#define PS3_AUDIO_AO_MCTRL_MCLKC0_RESVD3 (0x3 << 14) /* RW--V */
|
|
/*
|
|
Master Clock Rate 1
|
|
Sets the divide ration of Master Clock1 (clock output from
|
|
mclko[1] for the input clock selected by scksel1.
|
|
*/
|
|
#define PS3_AUDIO_AO_MCTRL_MR1_MASK (0xf << 16)
|
|
#define PS3_AUDIO_AO_MCTRL_MR1_DEFAULT (0x0 << 16) /* RWI-V */
|
|
/*
|
|
Master Clock Rate 0
|
|
Sets the divide ratio of Master Clock0 (clock output from
|
|
mclko[0] for the input clock selected by scksel0).
|
|
*/
|
|
#define PS3_AUDIO_AO_MCTRL_MR0_MASK (0xf << 20) /* RWIVF */
|
|
#define PS3_AUDIO_AO_MCTRL_MR0_DEFAULT (0x0 << 20) /* RWI-V */
|
|
/*
|
|
System Clock Select 0/1
|
|
Selects the system clock to be used as Master Clock 0/1
|
|
Input the system clock that is appropriate for the sampling
|
|
rate.
|
|
*/
|
|
#define PS3_AUDIO_AO_MCTRL_SCKSEL1_MASK (0x7 << 24) /* RWIVF */
|
|
#define PS3_AUDIO_AO_MCTRL_SCKSEL1_DEFAULT (0x2 << 24) /* RWI-V */
|
|
|
|
#define PS3_AUDIO_AO_MCTRL_SCKSEL0_MASK (0x7 << 28) /* RWIVF */
|
|
#define PS3_AUDIO_AO_MCTRL_SCKSEL0_DEFAULT (0x2 << 28) /* RWI-V */
|
|
|
|
|
|
/*
|
|
3-Wire Audio Output Master Control Register
|
|
Configures clock, 3-Wire Audio Serial Output Enable, and
|
|
other 3-Wire Audio Serial Output Master Settings
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|A|A|A|A|0 0 0|A| ASOSR |0 0 0 0|A|A|A|A|A|A|0|1|0 0 0 0 0 0 0 0| AO_3WMCTRL
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
|
|
|
|
/*
|
|
LRCKO Polarity
|
|
0 - Reserved
|
|
1 - default
|
|
*/
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOPLRCK (1 << 8) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOPLRCK_DEFAULT (1 << 8) /* RW--V */
|
|
|
|
/* LRCK Output Disable */
|
|
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOLRCKD (1 << 10) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOLRCKD_ENABLED (0 << 10) /* RW--V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOLRCKD_DISABLED (1 << 10) /* RWI-V */
|
|
|
|
/* Bit Clock Output Disable */
|
|
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOBCLKD (1 << 11) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOBCLKD_ENABLED (0 << 11) /* RW--V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOBCLKD_DISABLED (1 << 11) /* RWI-V */
|
|
|
|
/*
|
|
3-Wire Audio Serial Output Channel 0-3 Operational
|
|
Status. Each bit becomes 1 after each 3-Wire Audio
|
|
Serial Output Channel N is in action by setting 1 to
|
|
asoen.
|
|
Each bit becomes 0 after each 3-Wire Audio Serial Output
|
|
Channel N is out of action by setting 0 to asoen.
|
|
*/
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN(n) (1 << (15 - (n))) /* R-IVF */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN_STOPPED(n) (0 << (15 - (n))) /* R-I-V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN_RUNNING(n) (1 << (15 - (n))) /* R---V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN0 \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN(0)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN0_STOPPED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN_STOPPED(0)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN0_RUNNING \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN_RUNNING(0)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN1 \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN(1)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN1_STOPPED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN_STOPPED(1)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN1_RUNNING \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN_RUNNING(1)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN2 \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN(2)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN2_STOPPED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN_STOPPED(2)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN2_RUNNING \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN_RUNNING(2)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN3 \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN(3)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN3_STOPPED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN_STOPPED(3)
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASORUN3_RUNNING \
|
|
PS3_AUDIO_AO_3WMCTRL_ASORUN_RUNNING(3)
|
|
|
|
/*
|
|
Sampling Rate
|
|
Specifies the divide ratio of the bit clock (clock output
|
|
from bclko) used by the 3-wire Audio Output Clock, whcih
|
|
is applied to the master clock selected by mcksel.
|
|
Data output is synchronized with this clock.
|
|
*/
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOSR_MASK (0xf << 20) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOSR_DIV2 (0x1 << 20) /* RWI-V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOSR_DIV4 (0x2 << 20) /* RW--V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOSR_DIV8 (0x4 << 20) /* RW--V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOSR_DIV12 (0x6 << 20) /* RW--V */
|
|
|
|
/*
|
|
Master Clock Select
|
|
0 - Master Clock 0
|
|
1 - Master Clock 1
|
|
*/
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOMCKSEL (1 << 24) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOMCKSEL_CLK0 (0 << 24) /* RWI-V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOMCKSEL_CLK1 (1 << 24) /* RW--V */
|
|
|
|
/*
|
|
Enables and disables 4ch 3-Wire Audio Serial Output
|
|
operation. Each Bit from 0 to 3 corresponds to an
|
|
output channel, which means that each output channel
|
|
can be enabled or disabled individually. When
|
|
multiple channels are enabled at the same time, output
|
|
operations are performed in synchronization.
|
|
Bit 0 - Output Channel 0 (SDOUT[0])
|
|
Bit 1 - Output Channel 1 (SDOUT[1])
|
|
Bit 2 - Output Channel 2 (SDOUT[2])
|
|
Bit 3 - Output Channel 3 (SDOUT[3])
|
|
*/
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOEN(n) (1 << (31 - (n))) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOEN_DISABLED(n) (0 << (31 - (n))) /* RWI-V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOEN_ENABLED(n) (1 << (31 - (n))) /* RW--V */
|
|
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOEN0 \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN(0) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOEN0_DISABLED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN_DISABLED(0) /* RWI-V */
|
|
#define PS3_AUDIO_AO_3WMCTRL_ASOEN0_ENABLED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN_ENABLED(0) /* RW--V */
|
|
#define PS3_AUDIO_A1_3WMCTRL_ASOEN0 \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN(1) /* RWIVF */
|
|
#define PS3_AUDIO_A1_3WMCTRL_ASOEN0_DISABLED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN_DISABLED(1) /* RWI-V */
|
|
#define PS3_AUDIO_A1_3WMCTRL_ASOEN0_ENABLED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN_ENABLED(1) /* RW--V */
|
|
#define PS3_AUDIO_A2_3WMCTRL_ASOEN0 \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN(2) /* RWIVF */
|
|
#define PS3_AUDIO_A2_3WMCTRL_ASOEN0_DISABLED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN_DISABLED(2) /* RWI-V */
|
|
#define PS3_AUDIO_A2_3WMCTRL_ASOEN0_ENABLED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN_ENABLED(2) /* RW--V */
|
|
#define PS3_AUDIO_A3_3WMCTRL_ASOEN0 \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN(3) /* RWIVF */
|
|
#define PS3_AUDIO_A3_3WMCTRL_ASOEN0_DISABLED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN_DISABLED(3) /* RWI-V */
|
|
#define PS3_AUDIO_A3_3WMCTRL_ASOEN0_ENABLED \
|
|
PS3_AUDIO_AO_3WMCTRL_ASOEN_ENABLED(3) /* RW--V */
|
|
|
|
/*
|
|
3-Wire Audio Serial output Channel 0-3 Control Register
|
|
Configures settings for 3-Wire Serial Audio Output Channel 0-3
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|A|0 0 0 0|A|0|ASO|0 0 0|0|0|0|0|0| AO_3WCTRL
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|
|
*/
|
|
/*
|
|
Data Bit Mode
|
|
Specifies the number of data bits
|
|
0 - 16 bits
|
|
1 - reserved
|
|
2 - 20 bits
|
|
3 - 24 bits
|
|
*/
|
|
#define PS3_AUDIO_AO_3WCTRL_ASODB_MASK (0x3 << 8) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WCTRL_ASODB_16BIT (0x0 << 8) /* RWI-V */
|
|
#define PS3_AUDIO_AO_3WCTRL_ASODB_RESVD (0x1 << 8) /* RWI-V */
|
|
#define PS3_AUDIO_AO_3WCTRL_ASODB_20BIT (0x2 << 8) /* RW--V */
|
|
#define PS3_AUDIO_AO_3WCTRL_ASODB_24BIT (0x3 << 8) /* RW--V */
|
|
/*
|
|
Data Format Mode
|
|
Specifies the data format where (LSB side or MSB) the data(in 20 bit
|
|
or 24 bit resolution mode) is put in a 32 bit field.
|
|
0 - Data put on LSB side
|
|
1 - Data put on MSB side
|
|
*/
|
|
#define PS3_AUDIO_AO_3WCTRL_ASODF (1 << 11) /* RWIVF */
|
|
#define PS3_AUDIO_AO_3WCTRL_ASODF_LSB (0 << 11) /* RWI-V */
|
|
#define PS3_AUDIO_AO_3WCTRL_ASODF_MSB (1 << 11) /* RW--V */
|
|
/*
|
|
Buffer Reset
|
|
Performs buffer reset. Writing 1 to this bit initializes the
|
|
corresponding 3-Wire Audio Output buffers(both L and R).
|
|
*/
|
|
#define PS3_AUDIO_AO_3WCTRL_ASOBRST (1 << 16) /* CWIVF */
|
|
#define PS3_AUDIO_AO_3WCTRL_ASOBRST_IDLE (0 << 16) /* -WI-V */
|
|
#define PS3_AUDIO_AO_3WCTRL_ASOBRST_RESET (1 << 16) /* -W--T */
|
|
|
|
/*
|
|
S/PDIF Audio Output Channel 0/1 Control Register
|
|
Configures settings for S/PDIF Audio Output Channel 0/1.
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|S|0 0 0|S|0 0|S| SPOSR |0 0|SPO|0 0 0 0|S|0|SPO|0 0 0 0 0 0 0|S| AO_SPDCTRL
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
/*
|
|
Buffer reset. Writing 1 to this bit initializes the
|
|
corresponding S/PDIF output buffer pointer.
|
|
*/
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOBRST (1 << 0) /* CWIVF */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOBRST_IDLE (0 << 0) /* -WI-V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOBRST_RESET (1 << 0) /* -W--T */
|
|
|
|
/*
|
|
Data Bit Mode
|
|
Specifies number of data bits
|
|
0 - 16 bits
|
|
1 - Reserved
|
|
2 - 20 bits
|
|
3 - 24 bits
|
|
*/
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPODB_MASK (0x3 << 8) /* RWIVF */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPODB_16BIT (0x0 << 8) /* RWI-V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPODB_RESVD (0x1 << 8) /* RW--V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPODB_20BIT (0x2 << 8) /* RW--V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPODB_24BIT (0x3 << 8) /* RW--V */
|
|
/*
|
|
Data format Mode
|
|
Specifies the data format, where (LSB side or MSB)
|
|
the data(in 20 or 24 bit resolution) is put in the
|
|
32 bit field.
|
|
0 - LSB Side
|
|
1 - MSB Side
|
|
*/
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPODF (1 << 11) /* RWIVF */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPODF_LSB (0 << 11) /* RWI-V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPODF_MSB (1 << 11) /* RW--V */
|
|
/*
|
|
Source Select
|
|
Specifies the source of the S/PDIF output. When 0, output
|
|
operation is controlled by 3wen[0] of AO_3WMCTRL register.
|
|
The SR must have the same setting as the a0_3wmctrl reg.
|
|
0 - 3-Wire Audio OUT Ch0 Buffer
|
|
1 - S/PDIF buffer
|
|
*/
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOSS_MASK (0x3 << 16) /* RWIVF */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOSS_3WEN (0x0 << 16) /* RWI-V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOSS_SPDIF (0x1 << 16) /* RW--V */
|
|
/*
|
|
Sampling Rate
|
|
Specifies the divide ratio of the bit clock (clock output
|
|
from bclko) used by the S/PDIF Output Clock, which
|
|
is applied to the master clock selected by mcksel.
|
|
*/
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOSR (0xf << 20) /* RWIVF */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOSR_DIV2 (0x1 << 20) /* RWI-V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOSR_DIV4 (0x2 << 20) /* RW--V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOSR_DIV8 (0x4 << 20) /* RW--V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOSR_DIV12 (0x6 << 20) /* RW--V */
|
|
/*
|
|
Master Clock Select
|
|
0 - Master Clock 0
|
|
1 - Master Clock 1
|
|
*/
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOMCKSEL (1 << 24) /* RWIVF */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOMCKSEL_CLK0 (0 << 24) /* RWI-V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOMCKSEL_CLK1 (1 << 24) /* RW--V */
|
|
|
|
/*
|
|
S/PDIF Output Channel Operational Status
|
|
This bit becomes 1 after S/PDIF Output Channel is in
|
|
action by setting 1 to spoen. This bit becomes 0
|
|
after S/PDIF Output Channel is out of action by setting
|
|
0 to spoen.
|
|
*/
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPORUN (1 << 27) /* R-IVF */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPORUN_STOPPED (0 << 27) /* R-I-V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPORUN_RUNNING (1 << 27) /* R---V */
|
|
|
|
/*
|
|
S/PDIF Audio Output Channel Output Enable
|
|
Enables and disables output operation. This bit is used
|
|
only when sposs = 1
|
|
*/
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOEN (1 << 31) /* RWIVF */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOEN_DISABLED (0 << 31) /* RWI-V */
|
|
#define PS3_AUDIO_AO_SPDCTRL_SPOEN_ENABLED (1 << 31) /* RW--V */
|
|
|
|
/*
|
|
S/PDIF Audio Output Channel Channel Status
|
|
Setting Registers.
|
|
Configures channel status bit settings for each block
|
|
(192 bits).
|
|
Output is performed from the MSB(AO_SPDCS0 register bit 31).
|
|
The same value is added for subframes within the same frame.
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
| SPOCS | AO_SPDCS
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|
|
S/PDIF Audio Output Channel User Bit Setting
|
|
Configures user bit settings for each block (384 bits).
|
|
Output is performed from the MSB(ao_spdub0 register bit 31).
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
| SPOUB | AO_SPDUB
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
/*****************************************************************************
|
|
*
|
|
* DMAC register
|
|
*
|
|
*****************************************************************************/
|
|
/*
|
|
The PS3_AUDIO_KICK register is used to initiate a DMA transfer and monitor
|
|
its status
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0|STATU|0 0 0| EVENT |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|R| KICK
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
/*
|
|
The REQUEST field is written to ACTIVE to initiate a DMA request when EVENT
|
|
occurs.
|
|
It will return to the DONE state when the request is completed.
|
|
The registers for a DMA channel should only be written if REQUEST is IDLE.
|
|
*/
|
|
|
|
#define PS3_AUDIO_KICK_REQUEST (1 << 0) /* RWIVF */
|
|
#define PS3_AUDIO_KICK_REQUEST_IDLE (0 << 0) /* RWI-V */
|
|
#define PS3_AUDIO_KICK_REQUEST_ACTIVE (1 << 0) /* -W--T */
|
|
|
|
/*
|
|
*The EVENT field is used to set the event in which
|
|
*the DMA request becomes active.
|
|
*/
|
|
#define PS3_AUDIO_KICK_EVENT_MASK (0x1f << 16) /* RWIVF */
|
|
#define PS3_AUDIO_KICK_EVENT_ALWAYS (0x00 << 16) /* RWI-V */
|
|
#define PS3_AUDIO_KICK_EVENT_SERIALOUT0_EMPTY (0x01 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SERIALOUT0_UNDERFLOW (0x02 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SERIALOUT1_EMPTY (0x03 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SERIALOUT1_UNDERFLOW (0x04 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SERIALOUT2_EMPTY (0x05 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SERIALOUT2_UNDERFLOW (0x06 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SERIALOUT3_EMPTY (0x07 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SERIALOUT3_UNDERFLOW (0x08 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SPDIF0_BLOCKTRANSFERCOMPLETE \
|
|
(0x09 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SPDIF0_UNDERFLOW (0x0A << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SPDIF0_EMPTY (0x0B << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SPDIF1_BLOCKTRANSFERCOMPLETE \
|
|
(0x0C << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SPDIF1_UNDERFLOW (0x0D << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_SPDIF1_EMPTY (0x0E << 16) /* RW--V */
|
|
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA(n) \
|
|
((0x13 + (n)) << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA0 (0x13 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA1 (0x14 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA2 (0x15 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA3 (0x16 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA4 (0x17 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA5 (0x18 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA6 (0x19 << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA7 (0x1A << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA8 (0x1B << 16) /* RW--V */
|
|
#define PS3_AUDIO_KICK_EVENT_AUDIO_DMA9 (0x1C << 16) /* RW--V */
|
|
|
|
/*
|
|
The STATUS field can be used to monitor the progress of a DMA request.
|
|
DONE indicates the previous request has completed.
|
|
EVENT indicates that the DMA engine is waiting for the EVENT to occur.
|
|
PENDING indicates that the DMA engine has not started processing this
|
|
request, but the EVENT has occured.
|
|
DMA indicates that the data transfer is in progress.
|
|
NOTIFY indicates that the notifier signalling end of transfer is being written.
|
|
CLEAR indicated that the previous transfer was cleared.
|
|
ERROR indicates the previous transfer requested an unsupported
|
|
source/destination combination.
|
|
*/
|
|
|
|
#define PS3_AUDIO_KICK_STATUS_MASK (0x7 << 24) /* R-IVF */
|
|
#define PS3_AUDIO_KICK_STATUS_DONE (0x0 << 24) /* R-I-V */
|
|
#define PS3_AUDIO_KICK_STATUS_EVENT (0x1 << 24) /* R---V */
|
|
#define PS3_AUDIO_KICK_STATUS_PENDING (0x2 << 24) /* R---V */
|
|
#define PS3_AUDIO_KICK_STATUS_DMA (0x3 << 24) /* R---V */
|
|
#define PS3_AUDIO_KICK_STATUS_NOTIFY (0x4 << 24) /* R---V */
|
|
#define PS3_AUDIO_KICK_STATUS_CLEAR (0x5 << 24) /* R---V */
|
|
#define PS3_AUDIO_KICK_STATUS_ERROR (0x6 << 24) /* R---V */
|
|
|
|
/*
|
|
The PS3_AUDIO_SOURCE register specifies the source address for transfers.
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
| START |0 0 0 0 0|TAR| SOURCE
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
|
|
/*
|
|
The Audio DMA engine uses 128-byte transfers, thus the address must be aligned
|
|
to a 128 byte boundary. The low seven bits are assumed to be 0.
|
|
*/
|
|
|
|
#define PS3_AUDIO_SOURCE_START_MASK (0x01FFFFFF << 7) /* RWIUF */
|
|
|
|
/*
|
|
The TARGET field specifies the memory space containing the source address.
|
|
*/
|
|
|
|
#define PS3_AUDIO_SOURCE_TARGET_MASK (3 << 0) /* RWIVF */
|
|
#define PS3_AUDIO_SOURCE_TARGET_SYSTEM_MEMORY (2 << 0) /* RW--V */
|
|
|
|
/*
|
|
The PS3_AUDIO_DEST register specifies the destination address for transfers.
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
| START |0 0 0 0 0|TAR| DEST
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
|
|
/*
|
|
The Audio DMA engine uses 128-byte transfers, thus the address must be aligned
|
|
to a 128 byte boundary. The low seven bits are assumed to be 0.
|
|
*/
|
|
|
|
#define PS3_AUDIO_DEST_START_MASK (0x01FFFFFF << 7) /* RWIUF */
|
|
|
|
/*
|
|
The TARGET field specifies the memory space containing the destination address
|
|
AUDIOFIFO = Audio WriteData FIFO,
|
|
*/
|
|
|
|
#define PS3_AUDIO_DEST_TARGET_MASK (3 << 0) /* RWIVF */
|
|
#define PS3_AUDIO_DEST_TARGET_AUDIOFIFO (1 << 0) /* RW--V */
|
|
|
|
/*
|
|
PS3_AUDIO_DMASIZE specifies the number of 128-byte blocks + 1 to transfer.
|
|
So a value of 0 means 128-bytes will get transfered.
|
|
|
|
|
|
31 24 23 16 15 8 7 0
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
|0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| BLOCKS | DMASIZE
|
|
+-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-|-+-+-+-+-+-+-+-+
|
|
*/
|
|
|
|
|
|
#define PS3_AUDIO_DMASIZE_BLOCKS_MASK (0x7f << 0) /* RWIUF */
|
|
|
|
/*
|
|
* source/destination address for internal fifos
|
|
*/
|
|
#define PS3_AUDIO_AO_3W_LDATA(n) (0x1000 + (0x100 * (n)))
|
|
#define PS3_AUDIO_AO_3W_RDATA(n) (0x1080 + (0x100 * (n)))
|
|
|
|
#define PS3_AUDIO_AO_SPD_DATA(n) (0x2000 + (0x400 * (n)))
|
|
|
|
|
|
/*
|
|
* field attiribute
|
|
*
|
|
* Read
|
|
* ' ' = Other Information
|
|
* '-' = Field is part of a write-only register
|
|
* 'C' = Value read is always the same, constant value line follows (C)
|
|
* 'R' = Value is read
|
|
*
|
|
* Write
|
|
* ' ' = Other Information
|
|
* '-' = Must not be written (D), value ignored when written (R,A,F)
|
|
* 'W' = Can be written
|
|
*
|
|
* Internal State
|
|
* ' ' = Other Information
|
|
* '-' = No internal state
|
|
* 'X' = Internal state, initial value is unknown
|
|
* 'I' = Internal state, initial value is known and follows (I)
|
|
*
|
|
* Declaration/Size
|
|
* ' ' = Other Information
|
|
* '-' = Does Not Apply
|
|
* 'V' = Type is void
|
|
* 'U' = Type is unsigned integer
|
|
* 'S' = Type is signed integer
|
|
* 'F' = Type is IEEE floating point
|
|
* '1' = Byte size (008)
|
|
* '2' = Short size (016)
|
|
* '3' = Three byte size (024)
|
|
* '4' = Word size (032)
|
|
* '8' = Double size (064)
|
|
*
|
|
* Define Indicator
|
|
* ' ' = Other Information
|
|
* 'D' = Device
|
|
* 'M' = Memory
|
|
* 'R' = Register
|
|
* 'A' = Array of Registers
|
|
* 'F' = Field
|
|
* 'V' = Value
|
|
* 'T' = Task
|
|
*/
|
|
|