2007-05-01 02:37:19 +08:00
|
|
|
/*
|
2009-04-14 20:04:16 +08:00
|
|
|
* Hardware definitions common to all DaVinci family processors
|
2007-05-01 02:37:19 +08:00
|
|
|
*
|
2009-04-14 20:04:16 +08:00
|
|
|
* Author: Kevin Hilman, Deep Root Systems, LLC
|
2007-05-01 02:37:19 +08:00
|
|
|
*
|
2009-04-14 20:04:16 +08:00
|
|
|
* 2007 (c) Deep Root Systems, LLC. This file is licensed under
|
2007-05-01 02:37:19 +08:00
|
|
|
* the terms of the GNU General Public License version 2. This program
|
|
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
|
|
* or implied.
|
|
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_HARDWARE_H
|
|
|
|
#define __ASM_ARCH_HARDWARE_H
|
|
|
|
|
2007-07-10 20:03:43 +08:00
|
|
|
/*
|
2009-04-14 20:04:16 +08:00
|
|
|
* Before you add anything to ths file:
|
|
|
|
*
|
|
|
|
* This header is for defines common to ALL DaVinci family chips.
|
|
|
|
* Anything that is chip specific should go in <chipname>.h,
|
|
|
|
* and the chip/board init code should then explicitly include
|
|
|
|
* <chipname>.h
|
2007-07-10 20:03:43 +08:00
|
|
|
*/
|
2009-04-14 20:04:16 +08:00
|
|
|
#define DAVINCI_SYSTEM_MODULE_BASE 0x01C40000
|
|
|
|
|
|
|
|
/* System control register offsets */
|
|
|
|
#define DM64XX_VDD3P3V_PWDN 0x48
|
2007-07-10 20:03:43 +08:00
|
|
|
|
2009-06-24 12:45:47 +08:00
|
|
|
/*
|
|
|
|
* I/O mapping
|
|
|
|
*/
|
2010-02-08 04:47:17 +08:00
|
|
|
#define IO_PHYS 0x01c00000UL
|
2009-06-24 12:45:47 +08:00
|
|
|
#define IO_OFFSET 0xfd000000 /* Virtual IO = 0xfec00000 */
|
|
|
|
#define IO_SIZE 0x00400000
|
|
|
|
#define IO_VIRT (IO_PHYS + IO_OFFSET)
|
|
|
|
#define io_v2p(va) ((va) - IO_OFFSET)
|
|
|
|
#define __IO_ADDRESS(x) ((x) + IO_OFFSET)
|
|
|
|
#define IO_ADDRESS(pa) IOMEM(__IO_ADDRESS(pa))
|
|
|
|
|
|
|
|
#ifdef __ASSEMBLER__
|
|
|
|
#define IOMEM(x) x
|
|
|
|
#else
|
|
|
|
#define IOMEM(x) ((void __force __iomem *)(x))
|
|
|
|
#endif
|
|
|
|
|
2007-05-01 02:37:19 +08:00
|
|
|
#endif /* __ASM_ARCH_HARDWARE_H */
|