2005-04-17 06:20:36 +08:00
|
|
|
/*
|
|
|
|
|
* linux/include/asm-arm/assembler.h
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 1996-2000 Russell King
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This file contains arm architecture specific defines
|
|
|
|
|
* for the different processors.
|
|
|
|
|
*
|
|
|
|
|
* Do not include any C declarations in this file - it is included by
|
|
|
|
|
* assembler source.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
#error "Only include this from assembly code"
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Endian independent macros for shifting bytes within registers.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef __ARMEB__
|
|
|
|
|
#define pull lsr
|
|
|
|
|
#define push lsl
|
|
|
|
|
#define get_byte_0 lsl #0
|
|
|
|
|
#define get_byte_1 lsr #8
|
|
|
|
|
#define get_byte_2 lsr #16
|
|
|
|
|
#define get_byte_3 lsr #24
|
|
|
|
|
#define put_byte_0 lsl #0
|
|
|
|
|
#define put_byte_1 lsl #8
|
|
|
|
|
#define put_byte_2 lsl #16
|
|
|
|
|
#define put_byte_3 lsl #24
|
|
|
|
|
#else
|
|
|
|
|
#define pull lsl
|
|
|
|
|
#define push lsr
|
|
|
|
|
#define get_byte_0 lsr #24
|
|
|
|
|
#define get_byte_1 lsr #16
|
|
|
|
|
#define get_byte_2 lsr #8
|
|
|
|
|
#define get_byte_3 lsl #0
|
|
|
|
|
#define put_byte_0 lsl #24
|
|
|
|
|
#define put_byte_1 lsl #16
|
|
|
|
|
#define put_byte_2 lsl #8
|
|
|
|
|
#define put_byte_3 lsl #0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Data preload for architectures that support it
|
|
|
|
|
*/
|
|
|
|
|
#if __LINUX_ARM_ARCH__ >= 5
|
|
|
|
|
#define PLD(code...) code
|
|
|
|
|
#else
|
|
|
|
|
#define PLD(code...)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#define MODE_USR USR_MODE
|
|
|
|
|
#define MODE_FIQ FIQ_MODE
|
|
|
|
|
#define MODE_IRQ IRQ_MODE
|
|
|
|
|
#define MODE_SVC SVC_MODE
|
|
|
|
|
|
|
|
|
|
#define DEFAULT_FIQ MODE_FIQ
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* LOADREGS - ldm with PC in register list (eg, ldmfd sp!, {pc})
|
|
|
|
|
*/
|
|
|
|
|
#ifdef __STDC__
|
|
|
|
|
#define LOADREGS(cond, base, reglist...)\
|
|
|
|
|
ldm##cond base,reglist
|
|
|
|
|
#else
|
|
|
|
|
#define LOADREGS(cond, base, reglist...)\
|
|
|
|
|
ldm/**/cond base,reglist
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Build a return instruction for this processor type.
|
|
|
|
|
*/
|
|
|
|
|
#define RETINSTR(instr, regs...)\
|
|
|
|
|
instr regs
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Save the current IRQ state and disable IRQs. Note that this macro
|
|
|
|
|
* assumes FIQs are enabled, and that the processor is in SVC mode.
|
|
|
|
|
*/
|
2005-11-09 23:04:22 +08:00
|
|
|
.macro save_and_disable_irqs, oldcpsr
|
2005-04-17 06:20:36 +08:00
|
|
|
mrs \oldcpsr, cpsr
|
2005-11-09 23:04:22 +08:00
|
|
|
#if __LINUX_ARM_ARCH__ >= 6
|
|
|
|
|
cpsid i
|
|
|
|
|
#else
|
|
|
|
|
msr cpsr_c, #PSR_I_BIT | MODE_SVC
|
|
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
.endm
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Restore interrupt state previously stored in a register. We don't
|
|
|
|
|
* guarantee that this will preserve the flags.
|
|
|
|
|
*/
|
|
|
|
|
.macro restore_irqs, oldcpsr
|
|
|
|
|
msr cpsr_c, \oldcpsr
|
|
|
|
|
.endm
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* These two are used to save LR/restore PC over a user-based access.
|
|
|
|
|
* The old 26-bit architecture requires that we do. On 32-bit
|
|
|
|
|
* architecture, we can safely ignore this requirement.
|
|
|
|
|
*/
|
|
|
|
|
.macro save_lr
|
|
|
|
|
.endm
|
|
|
|
|
|
|
|
|
|
.macro restore_pc
|
|
|
|
|
mov pc, lr
|
|
|
|
|
.endm
|
|
|
|
|
|
|
|
|
|
#define USER(x...) \
|
|
|
|
|
9999: x; \
|
|
|
|
|
.section __ex_table,"a"; \
|
|
|
|
|
.align 3; \
|
|
|
|
|
.long 9999b,9001f; \
|
|
|
|
|
.previous
|
