OpenSDV
/
original_kernel
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

arm: tcc8k: Avoid reading clock register twice 

There is no reason why in case of PLL2 the configuration register
should be read twice, while for PLL0/1 using the value previously read
is used. Do the same for PLL2.

Signed-off-by: Oskar Schirmer <oskar@linutronix.de>
Cc: bigeasy@linutronix.de
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
This commit is contained in:
Oskar Schirmer 2011-02-17 16:43:00 +01:00 committed by Thomas Gleixner
parent fe03a9f7bb
commit 25d7a6003b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/mach-tcc8k/clock.c
View File

@ -199,7 +199,7 @@ static unsigned long get_rate_pll_div(int pll)
addr = CKC_BASE + CLKDIVC1_OFFS;
reg = __raw_readl(addr);
if (reg & CLKDIVC1_P2E)
div = __raw_readl(addr) & 0x3f;
div = reg & 0x3f;
break;
}
return get_rate_pll(pll) / (div + 1);