Blackfin arch: Add missing definitions for BF561
Signed-off-by: Mike Frysinger <michael.frysinger@analog.com> Signed-off-by: Bryan Wu <bryan.wu@analog.com>
This commit is contained in:
parent
36208059c1
commit
41241c17eb
|
@ -55,6 +55,9 @@
|
|||
/* For MMR's that are reserved on Core B, set up defines to better integrate with other ports */
|
||||
#define SWRST SICA_SWRST
|
||||
#define SYSCR SICA_SYSCR
|
||||
#define RESET_DOUBLE (SWRST_DBL_FAULT_B|SWRST_DBL_FAULT_A)
|
||||
#define RESET_WDOG (SWRST_WDT_B|SWRST_WDT_A)
|
||||
#define RESET_SOFTWARE (SWRST_OCCURRED)
|
||||
|
||||
/* System Reset and Interrupt Controller registers for core A (0xFFC0 0100-0xFFC0 01FF) */
|
||||
#define SICA_SWRST 0xFFC00100 /* Software Reset register */
|
||||
|
|
Loading…
Reference in New Issue