145 lines
3.4 KiB
Plaintext
145 lines
3.4 KiB
Plaintext
/*
|
|
* Copyright (C) 2014, 2015 Synopsys, Inc. (www.synopsys.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
/*
|
|
* Device tree for AXC003 CPU card: HS38x2 (Dual Core) with IDU intc
|
|
*/
|
|
|
|
/include/ "skeleton_hs_idu.dtsi"
|
|
|
|
/ {
|
|
compatible = "snps,arc";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
cpu_card {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
ranges = <0x00000000 0x0 0xf0000000 0x10000000>;
|
|
|
|
input_clk: input-clk {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <33333333>;
|
|
};
|
|
|
|
core_clk: core-clk@80 {
|
|
compatible = "snps,axs10x-arc-pll-clock";
|
|
reg = <0x80 0x10>, <0x100 0x10>;
|
|
#clock-cells = <0>;
|
|
clocks = <&input_clk>;
|
|
|
|
/*
|
|
* Set initial core pll output frequency to 100MHz.
|
|
* It will be applied at the core pll driver probing
|
|
* on early boot.
|
|
*/
|
|
assigned-clocks = <&core_clk>;
|
|
assigned-clock-rates = <100000000>;
|
|
};
|
|
|
|
core_intc: archs-intc@cpu {
|
|
compatible = "snps,archs-intc";
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
idu_intc: idu-interrupt-controller {
|
|
compatible = "snps,archs-idu-intc";
|
|
interrupt-controller;
|
|
interrupt-parent = <&core_intc>;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
/*
|
|
* this GPIO block ORs all interrupts on CPU card (creg,..)
|
|
* to uplink only 1 IRQ to ARC core intc
|
|
*/
|
|
dw-apb-gpio@0x2000 {
|
|
compatible = "snps,dw-apb-gpio";
|
|
reg = < 0x2000 0x80 >;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
ictl_intc: gpio-controller@0 {
|
|
compatible = "snps,dw-apb-gpio-port";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
snps,nr-gpios = <30>;
|
|
reg = <0>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupt-parent = <&idu_intc>;
|
|
interrupts = <1>;
|
|
};
|
|
};
|
|
|
|
debug_uart: dw-apb-uart@0x5000 {
|
|
compatible = "snps,dw-apb-uart";
|
|
reg = <0x5000 0x100>;
|
|
clock-frequency = <33333000>;
|
|
interrupt-parent = <&ictl_intc>;
|
|
interrupts = <2 4>;
|
|
baud = <115200>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
};
|
|
|
|
arcpct0: pct {
|
|
compatible = "snps,archs-pct";
|
|
#interrupt-cells = <1>;
|
|
interrupt-parent = <&core_intc>;
|
|
interrupts = <20>;
|
|
};
|
|
};
|
|
|
|
/*
|
|
* This INTC is actually connected to DW APB GPIO
|
|
* which acts as a wire between MB INTC and CPU INTC.
|
|
* GPIO INTC is configured in platform init code
|
|
* and here we mimic direct connection from MB INTC to
|
|
* CPU INTC, thus we set "interrupts = <0 1>" instead of
|
|
* "interrupts = <12>"
|
|
*
|
|
* This intc actually resides on MB, but we move it here to
|
|
* avoid duplicating the MB dtsi file given that IRQ from
|
|
* this intc to cpu intc are different for axs101 and axs103
|
|
*/
|
|
mb_intc: dw-apb-ictl@0xe0012000 {
|
|
#interrupt-cells = <1>;
|
|
compatible = "snps,dw-apb-ictl";
|
|
reg = < 0x0 0xe0012000 0x0 0x200 >;
|
|
interrupt-controller;
|
|
interrupt-parent = <&idu_intc>;
|
|
interrupts = <0>;
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
/* CONFIG_LINUX_RAM_BASE needs to match low mem start */
|
|
reg = <0x0 0x80000000 0x0 0x20000000 /* 512 MiB low mem */
|
|
0x1 0xc0000000 0x0 0x40000000>; /* 1 GiB highmem */
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
/*
|
|
* Move frame buffer out of IOC aperture (0x8z-0xAz).
|
|
*/
|
|
frame_buffer: frame_buffer@be000000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x0 0xbe000000 0x0 0x2000000>;
|
|
no-map;
|
|
};
|
|
};
|
|
};
|