286 lines
7.1 KiB
Plaintext
286 lines
7.1 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* DTS file for AMD Seattle SoC
|
|
*
|
|
* Copyright (C) 2014 Advanced Micro Devices, Inc.
|
|
*/
|
|
|
|
/ {
|
|
compatible = "amd,seattle";
|
|
interrupt-parent = <&gic0>;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
gic0: interrupt-controller@e1101000 {
|
|
compatible = "arm,gic-400", "arm,cortex-a15-gic";
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
reg = <0x0 0xe1110000 0 0x1000>,
|
|
<0x0 0xe112f000 0 0x2000>,
|
|
<0x0 0xe1140000 0 0x2000>,
|
|
<0x0 0xe1160000 0 0x2000>;
|
|
interrupts = <1 9 0xf04>;
|
|
ranges = <0 0 0 0xe1100000 0 0x100000>;
|
|
v2m0: v2m@e0080000 {
|
|
compatible = "arm,gic-v2m-frame";
|
|
msi-controller;
|
|
reg = <0x0 0x00080000 0 0x1000>;
|
|
};
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv8-timer";
|
|
interrupts = <1 13 0xff04>,
|
|
<1 14 0xff04>,
|
|
<1 11 0xff04>,
|
|
<1 10 0xff04>;
|
|
};
|
|
|
|
smb0: smb {
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
/*
|
|
* dma-ranges is 40-bit address space containing:
|
|
* - GICv2m MSI register is at 0xe0080000
|
|
* - DRAM range [0x8000000000 to 0xffffffffff]
|
|
*/
|
|
dma-ranges = <0x0 0x0 0x0 0x0 0x100 0x0>;
|
|
|
|
/include/ "amd-seattle-clks.dtsi"
|
|
|
|
sata0: sata@e0300000 {
|
|
compatible = "snps,dwc-ahci";
|
|
reg = <0 0xe0300000 0 0xf0000>;
|
|
interrupts = <0 355 4>;
|
|
clocks = <&sataclk_333mhz>;
|
|
iommus = <&sata0_smmu 0x0 0x1f>;
|
|
dma-coherent;
|
|
};
|
|
|
|
/* This is for Rev B only */
|
|
sata1: sata@e0d00000 {
|
|
status = "disabled";
|
|
compatible = "snps,dwc-ahci";
|
|
reg = <0 0xe0d00000 0 0xf0000>;
|
|
interrupts = <0 354 4>;
|
|
clocks = <&sataclk_333mhz>;
|
|
iommus = <&sata1_smmu 0x0e>,
|
|
<&sata1_smmu 0x0f>,
|
|
<&sata1_smmu 0x1e>;
|
|
dma-coherent;
|
|
};
|
|
|
|
sata0_smmu: iommu@e0200000 {
|
|
compatible = "arm,mmu-401";
|
|
reg = <0 0xe0200000 0 0x10000>;
|
|
#global-interrupts = <1>;
|
|
interrupts = <0 332 4>, <0 332 4>;
|
|
#iommu-cells = <2>;
|
|
dma-coherent;
|
|
};
|
|
|
|
sata1_smmu: iommu@e0c00000 {
|
|
compatible = "arm,mmu-401";
|
|
reg = <0 0xe0c00000 0 0x10000>;
|
|
#global-interrupts = <1>;
|
|
interrupts = <0 331 4>, <0 331 4>;
|
|
#iommu-cells = <1>;
|
|
dma-coherent;
|
|
};
|
|
|
|
i2c0: i2c@e1000000 {
|
|
status = "disabled";
|
|
compatible = "snps,designware-i2c";
|
|
reg = <0 0xe1000000 0 0x1000>;
|
|
interrupts = <0 357 4>;
|
|
clocks = <&miscclk_250mhz>;
|
|
};
|
|
|
|
i2c1: i2c@e0050000 {
|
|
status = "disabled";
|
|
compatible = "snps,designware-i2c";
|
|
reg = <0 0xe0050000 0 0x1000>;
|
|
interrupts = <0 340 4>;
|
|
clocks = <&miscclk_250mhz>;
|
|
};
|
|
|
|
serial0: serial@e1010000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0 0xe1010000 0 0x1000>;
|
|
interrupts = <0 328 4>;
|
|
clocks = <&uartspiclk_100mhz>, <&uartspiclk_100mhz>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
spi0: spi@e1020000 {
|
|
status = "disabled";
|
|
compatible = "arm,pl022", "arm,primecell";
|
|
reg = <0 0xe1020000 0 0x1000>;
|
|
spi-controller;
|
|
interrupts = <0 330 4>;
|
|
clocks = <&uartspiclk_100mhz>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
spi1: spi@e1030000 {
|
|
status = "disabled";
|
|
compatible = "arm,pl022", "arm,primecell";
|
|
reg = <0 0xe1030000 0 0x1000>;
|
|
spi-controller;
|
|
interrupts = <0 329 4>;
|
|
clocks = <&uartspiclk_100mhz>;
|
|
clock-names = "apb_pclk";
|
|
num-cs = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
gpio0: gpio@e1040000 { /* Not available to OS for B0 */
|
|
status = "disabled";
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
#gpio-cells = <2>;
|
|
reg = <0 0xe1040000 0 0x1000>;
|
|
gpio-controller;
|
|
interrupts = <0 359 4>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&miscclk_250mhz>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
gpio1: gpio@e1050000 { /* [0:7] */
|
|
status = "disabled";
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
#gpio-cells = <2>;
|
|
reg = <0 0xe1050000 0 0x1000>;
|
|
gpio-controller;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupts = <0 358 4>;
|
|
clocks = <&miscclk_250mhz>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
gpio2: gpio@e0020000 { /* [8:15] */
|
|
status = "disabled";
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
#gpio-cells = <2>;
|
|
reg = <0 0xe0020000 0 0x1000>;
|
|
gpio-controller;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupts = <0 366 4>;
|
|
clocks = <&miscclk_250mhz>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
gpio3: gpio@e0030000 { /* [16:23] */
|
|
status = "disabled";
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
#gpio-cells = <2>;
|
|
reg = <0 0xe0030000 0 0x1000>;
|
|
gpio-controller;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupts = <0 365 4>;
|
|
clocks = <&miscclk_250mhz>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
gpio4: gpio@e0080000 { /* [24] */
|
|
status = "disabled";
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
#gpio-cells = <2>;
|
|
reg = <0 0xe0080000 0 0x1000>;
|
|
gpio-controller;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupts = <0 361 4>;
|
|
clocks = <&miscclk_250mhz>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
ccp0: ccp@e0100000 {
|
|
status = "disabled";
|
|
compatible = "amd,ccp-seattle-v1a";
|
|
reg = <0 0xe0100000 0 0x10000>;
|
|
interrupts = <0 3 4>;
|
|
dma-coherent;
|
|
iommus = <&sata1_smmu 0x00>,
|
|
<&sata1_smmu 0x02>,
|
|
<&sata1_smmu 0x40>,
|
|
<&sata1_smmu 0x42>;
|
|
};
|
|
|
|
pcie0: pcie@f0000000 {
|
|
compatible = "pci-host-ecam-generic";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
device_type = "pci";
|
|
bus-range = <0 0x7f>;
|
|
msi-parent = <&v2m0>;
|
|
reg = <0 0xf0000000 0 0x10000000>;
|
|
|
|
interrupt-map-mask = <0xff00 0x0 0x0 0x7>;
|
|
interrupt-map =
|
|
<0x1100 0x0 0x0 0x1 &gic0 0x0 0x0 0x0 0x120 0x1>,
|
|
<0x1100 0x0 0x0 0x2 &gic0 0x0 0x0 0x0 0x121 0x1>,
|
|
<0x1100 0x0 0x0 0x3 &gic0 0x0 0x0 0x0 0x122 0x1>,
|
|
<0x1100 0x0 0x0 0x4 &gic0 0x0 0x0 0x0 0x123 0x1>,
|
|
|
|
<0x1200 0x0 0x0 0x1 &gic0 0x0 0x0 0x0 0x124 0x1>,
|
|
<0x1200 0x0 0x0 0x2 &gic0 0x0 0x0 0x0 0x125 0x1>,
|
|
<0x1200 0x0 0x0 0x3 &gic0 0x0 0x0 0x0 0x126 0x1>,
|
|
<0x1200 0x0 0x0 0x4 &gic0 0x0 0x0 0x0 0x127 0x1>,
|
|
|
|
<0x1300 0x0 0x0 0x1 &gic0 0x0 0x0 0x0 0x128 0x1>,
|
|
<0x1300 0x0 0x0 0x2 &gic0 0x0 0x0 0x0 0x129 0x1>,
|
|
<0x1300 0x0 0x0 0x3 &gic0 0x0 0x0 0x0 0x12a 0x1>,
|
|
<0x1300 0x0 0x0 0x4 &gic0 0x0 0x0 0x0 0x12b 0x1>;
|
|
|
|
dma-coherent;
|
|
dma-ranges = <0x43000000 0x0 0x0 0x0 0x0 0x100 0x0>;
|
|
ranges =
|
|
/* I/O Memory (size=64K) */
|
|
<0x01000000 0x00 0x00000000 0x00 0xefff0000 0x00 0x00010000>,
|
|
/* 32-bit MMIO (size=2G) */
|
|
<0x02000000 0x00 0x40000000 0x00 0x40000000 0x00 0x80000000>,
|
|
/* 64-bit MMIO (size= 508G) */
|
|
<0x03000000 0x01 0x00000000 0x01 0x00000000 0x7f 0x00000000>;
|
|
iommu-map = <0x0 &pcie_smmu 0x0 0x10000>;
|
|
};
|
|
|
|
pcie_smmu: iommu@e0a00000 {
|
|
compatible = "arm,mmu-401";
|
|
reg = <0 0xe0a00000 0 0x10000>;
|
|
#global-interrupts = <1>;
|
|
interrupts = <0 333 4>, <0 333 4>;
|
|
#iommu-cells = <1>;
|
|
dma-coherent;
|
|
};
|
|
|
|
/* Perf CCN504 PMU */
|
|
ccn: ccn@e8000000 {
|
|
compatible = "arm,ccn-504";
|
|
reg = <0x0 0xe8000000 0 0x1000000>;
|
|
interrupts = <0 380 4>;
|
|
};
|
|
|
|
ipmi_kcs: kcs@e0010000 {
|
|
status = "disabled";
|
|
compatible = "ipmi-kcs";
|
|
device_type = "ipmi";
|
|
reg = <0x0 0xe0010000 0 0x8>;
|
|
interrupts = <0 389 4>;
|
|
reg-size = <1>;
|
|
reg-spacing = <4>;
|
|
};
|
|
};
|
|
};
|