820 lines
21 KiB
Plaintext
820 lines
21 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-only OR MIT
|
|
/*
|
|
* Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/phy/phy.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/net/ti-dp83867.h>
|
|
#include "k3-am642.dtsi"
|
|
|
|
#include "k3-serdes.h"
|
|
|
|
/ {
|
|
compatible = "ti,am642-evm", "ti,am642";
|
|
model = "Texas Instruments AM642 EVM";
|
|
|
|
chosen {
|
|
stdout-path = &main_uart0;
|
|
};
|
|
|
|
aliases {
|
|
serial0 = &mcu_uart0;
|
|
serial1 = &main_uart1;
|
|
serial2 = &main_uart0;
|
|
serial3 = &main_uart3;
|
|
i2c0 = &main_i2c0;
|
|
i2c1 = &main_i2c1;
|
|
mmc0 = &sdhci0;
|
|
mmc1 = &sdhci1;
|
|
ethernet0 = &cpsw_port1;
|
|
ethernet1 = &cpsw_port2;
|
|
ethernet2 = &icssg1_emac0;
|
|
};
|
|
|
|
memory@80000000 {
|
|
bootph-all;
|
|
device_type = "memory";
|
|
/* 2G RAM */
|
|
reg = <0x00000000 0x80000000 0x00000000 0x80000000>;
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
secure_ddr: optee@9e800000 {
|
|
reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */
|
|
alignment = <0x1000>;
|
|
no-map;
|
|
};
|
|
|
|
main_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x00 0xa0000000 0x00 0x100000>;
|
|
no-map;
|
|
};
|
|
|
|
main_r5fss0_core0_memory_region: r5f-memory@a0100000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x00 0xa0100000 0x00 0xf00000>;
|
|
no-map;
|
|
};
|
|
|
|
main_r5fss0_core1_dma_memory_region: r5f-dma-memory@a1000000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x00 0xa1000000 0x00 0x100000>;
|
|
no-map;
|
|
};
|
|
|
|
main_r5fss0_core1_memory_region: r5f-memory@a1100000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x00 0xa1100000 0x00 0xf00000>;
|
|
no-map;
|
|
};
|
|
|
|
main_r5fss1_core0_dma_memory_region: r5f-dma-memory@a2000000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x00 0xa2000000 0x00 0x100000>;
|
|
no-map;
|
|
};
|
|
|
|
main_r5fss1_core0_memory_region: r5f-memory@a2100000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x00 0xa2100000 0x00 0xf00000>;
|
|
no-map;
|
|
};
|
|
|
|
main_r5fss1_core1_dma_memory_region: r5f-dma-memory@a3000000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x00 0xa3000000 0x00 0x100000>;
|
|
no-map;
|
|
};
|
|
|
|
main_r5fss1_core1_memory_region: r5f-memory@a3100000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0x00 0xa3100000 0x00 0xf00000>;
|
|
no-map;
|
|
};
|
|
|
|
rtos_ipc_memory_region: ipc-memories@a5000000 {
|
|
reg = <0x00 0xa5000000 0x00 0x00800000>;
|
|
alignment = <0x1000>;
|
|
no-map;
|
|
};
|
|
};
|
|
|
|
evm_12v0: regulator-0 {
|
|
/* main DC jack */
|
|
bootph-all;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "evm_12v0";
|
|
regulator-min-microvolt = <12000000>;
|
|
regulator-max-microvolt = <12000000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
vsys_5v0: regulator-1 {
|
|
/* output of LM5140 */
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vsys_5v0";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
vin-supply = <&evm_12v0>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
vsys_3v3: regulator-2 {
|
|
/* output of LM5140 */
|
|
bootph-all;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vsys_3v3";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
vin-supply = <&evm_12v0>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
vdd_mmc1: regulator-3 {
|
|
/* TPS2051BD */
|
|
bootph-all;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_mmc1";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
enable-active-high;
|
|
vin-supply = <&vsys_3v3>;
|
|
gpio = <&exp1 6 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
vddb: regulator-4 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vddb_3v3_display";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
vin-supply = <&vsys_3v3>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
vtt_supply: regulator-5 {
|
|
bootph-all;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vtt";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&ddr_vtt_pins_default>;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
gpio = <&main_gpio0 12 GPIO_ACTIVE_HIGH>;
|
|
vin-supply = <&vsys_3v3>;
|
|
enable-active-high;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led-0 {
|
|
label = "am64-evm:red:heartbeat";
|
|
gpios = <&exp1 16 GPIO_ACTIVE_HIGH>;
|
|
linux,default-trigger = "heartbeat";
|
|
function = LED_FUNCTION_HEARTBEAT;
|
|
default-state = "off";
|
|
};
|
|
};
|
|
|
|
mdio_mux: mux-controller {
|
|
compatible = "gpio-mux";
|
|
#mux-control-cells = <0>;
|
|
|
|
mux-gpios = <&exp1 12 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
mdio_mux_1: mdio-mux-1 {
|
|
compatible = "mdio-mux-multiplexer";
|
|
mux-controls = <&mdio_mux>;
|
|
mdio-parent-bus = <&cpsw3g_mdio>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
mdio@1 {
|
|
reg = <0x1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpsw3g_phy3: ethernet-phy@3 {
|
|
reg = <3>;
|
|
};
|
|
};
|
|
};
|
|
|
|
transceiver1: can-phy0 {
|
|
compatible = "ti,tcan1042";
|
|
#phy-cells = <0>;
|
|
max-bitrate = <5000000>;
|
|
standby-gpios = <&exp1 8 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
transceiver2: can-phy1 {
|
|
compatible = "ti,tcan1042";
|
|
#phy-cells = <0>;
|
|
max-bitrate = <5000000>;
|
|
standby-gpios = <&exp1 9 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
icssg1_eth: icssg1-eth {
|
|
compatible = "ti,am642-icssg-prueth";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&icssg1_rgmii1_pins_default>;
|
|
sram = <&oc_sram>;
|
|
ti,prus = <&pru1_0>, <&rtu1_0>, <&tx_pru1_0>, <&pru1_1>, <&rtu1_1>, <&tx_pru1_1>;
|
|
firmware-name = "ti-pruss/am64x-sr2-pru0-prueth-fw.elf",
|
|
"ti-pruss/am64x-sr2-rtu0-prueth-fw.elf",
|
|
"ti-pruss/am64x-sr2-txpru0-prueth-fw.elf",
|
|
"ti-pruss/am64x-sr2-pru1-prueth-fw.elf",
|
|
"ti-pruss/am64x-sr2-rtu1-prueth-fw.elf",
|
|
"ti-pruss/am64x-sr2-txpru1-prueth-fw.elf";
|
|
|
|
ti,pruss-gp-mux-sel = <2>, /* MII mode */
|
|
<2>,
|
|
<2>,
|
|
<2>, /* MII mode */
|
|
<2>,
|
|
<2>;
|
|
ti,mii-g-rt = <&icssg1_mii_g_rt>;
|
|
ti,mii-rt = <&icssg1_mii_rt>;
|
|
ti,iep = <&icssg1_iep0>, <&icssg1_iep1>;
|
|
interrupt-parent = <&icssg1_intc>;
|
|
interrupts = <24 0 2>, <25 1 3>;
|
|
interrupt-names = "tx_ts0", "tx_ts1";
|
|
dmas = <&main_pktdma 0xc200 15>, /* egress slice 0 */
|
|
<&main_pktdma 0xc201 15>, /* egress slice 0 */
|
|
<&main_pktdma 0xc202 15>, /* egress slice 0 */
|
|
<&main_pktdma 0xc203 15>, /* egress slice 0 */
|
|
<&main_pktdma 0xc204 15>, /* egress slice 1 */
|
|
<&main_pktdma 0xc205 15>, /* egress slice 1 */
|
|
<&main_pktdma 0xc206 15>, /* egress slice 1 */
|
|
<&main_pktdma 0xc207 15>, /* egress slice 1 */
|
|
<&main_pktdma 0x4200 15>, /* ingress slice 0 */
|
|
<&main_pktdma 0x4201 15>; /* ingress slice 1 */
|
|
dma-names = "tx0-0", "tx0-1", "tx0-2", "tx0-3",
|
|
"tx1-0", "tx1-1", "tx1-2", "tx1-3",
|
|
"rx0", "rx1";
|
|
|
|
ethernet-ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
icssg1_emac0: port@0 {
|
|
reg = <0>;
|
|
phy-handle = <&icssg1_phy1>;
|
|
phy-mode = "rgmii-id";
|
|
/* Filled in by bootloader */
|
|
local-mac-address = [00 00 00 00 00 00];
|
|
};
|
|
icssg1_emac1: port@1 {
|
|
reg = <1>;
|
|
/* Filled in by bootloader */
|
|
local-mac-address = [00 00 00 00 00 00];
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&main_pmx0 {
|
|
main_mmc1_pins_default: main-mmc1-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0294, PIN_INPUT_PULLUP, 0) /* (J19) MMC1_CMD */
|
|
AM64X_IOPAD(0x028c, PIN_INPUT_PULLDOWN, 0) /* (L20) MMC1_CLK */
|
|
AM64X_IOPAD(0x0288, PIN_INPUT_PULLUP, 0) /* (K21) MMC1_DAT0 */
|
|
AM64X_IOPAD(0x0284, PIN_INPUT_PULLUP, 0) /* (L21) MMC1_DAT1 */
|
|
AM64X_IOPAD(0x0280, PIN_INPUT_PULLUP, 0) /* (K19) MMC1_DAT2 */
|
|
AM64X_IOPAD(0x027c, PIN_INPUT_PULLUP, 0) /* (K18) MMC1_DAT3 */
|
|
AM64X_IOPAD(0x0298, PIN_INPUT_PULLUP, 0) /* (D19) MMC1_SDCD */
|
|
AM64X_IOPAD(0x029c, PIN_INPUT, 0) /* (C20) MMC1_SDWP */
|
|
AM64X_IOPAD(0x0290, PIN_INPUT, 0) /* MMC1_CLKLB */
|
|
>;
|
|
};
|
|
|
|
main_uart1_pins_default: main-uart1-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0248, PIN_INPUT, 0) /* (D16) UART1_CTSn */
|
|
AM64X_IOPAD(0x024c, PIN_OUTPUT, 0) /* (E16) UART1_RTSn */
|
|
AM64X_IOPAD(0x0240, PIN_INPUT, 0) /* (E15) UART1_RXD */
|
|
AM64X_IOPAD(0x0244, PIN_OUTPUT, 0) /* (E14) UART1_TXD */
|
|
>;
|
|
};
|
|
|
|
main_uart0_pins_default: main-uart0-default-pins {
|
|
bootph-all;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0238, PIN_INPUT, 0) /* (B16) UART0_CTSn */
|
|
AM64X_IOPAD(0x023c, PIN_OUTPUT, 0) /* (A16) UART0_RTSn */
|
|
AM64X_IOPAD(0x0230, PIN_INPUT, 0) /* (D15) UART0_RXD */
|
|
AM64X_IOPAD(0x0234, PIN_OUTPUT, 0) /* (C16) UART0_TXD */
|
|
>;
|
|
};
|
|
|
|
main_spi0_pins_default: main-spi0-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0210, PIN_INPUT, 0) /* (D13) SPI0_CLK */
|
|
AM64X_IOPAD(0x0208, PIN_OUTPUT, 0) /* (D12) SPI0_CS0 */
|
|
AM64X_IOPAD(0x0214, PIN_OUTPUT, 0) /* (A13) SPI0_D0 */
|
|
AM64X_IOPAD(0x0218, PIN_INPUT, 0) /* (A14) SPI0_D1 */
|
|
>;
|
|
};
|
|
|
|
main_i2c0_pins_default: main-i2c0-default-pins {
|
|
bootph-all;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0260, PIN_INPUT_PULLUP, 0) /* (A18) I2C0_SCL */
|
|
AM64X_IOPAD(0x0264, PIN_INPUT_PULLUP, 0) /* (B18) I2C0_SDA */
|
|
>;
|
|
};
|
|
|
|
main_i2c1_pins_default: main-i2c1-default-pins {
|
|
bootph-all;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0268, PIN_INPUT_PULLUP, 0) /* (C18) I2C1_SCL */
|
|
AM64X_IOPAD(0x026c, PIN_INPUT_PULLUP, 0) /* (B19) I2C1_SDA */
|
|
>;
|
|
};
|
|
|
|
mdio1_pins_default: mdio1-default-pins {
|
|
bootph-all;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x01fc, PIN_OUTPUT, 4) /* (R2) PRG0_PRU1_GPO19.MDIO0_MDC */
|
|
AM64X_IOPAD(0x01f8, PIN_INPUT, 4) /* (P5) PRG0_PRU1_GPO18.MDIO0_MDIO */
|
|
>;
|
|
};
|
|
|
|
rgmii1_pins_default: rgmii1-default-pins {
|
|
bootph-all;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x01cc, PIN_INPUT, 4) /* (W5) PRG0_PRU1_GPO7.RGMII1_RD0 */
|
|
AM64X_IOPAD(0x01d4, PIN_INPUT, 4) /* (Y5) PRG0_PRU1_GPO9.RGMII1_RD1 */
|
|
AM64X_IOPAD(0x01d8, PIN_INPUT, 4) /* (V6) PRG0_PRU1_GPO10.RGMII1_RD2 */
|
|
AM64X_IOPAD(0x01f4, PIN_INPUT, 4) /* (V5) PRG0_PRU1_GPO17.RGMII1_RD3 */
|
|
AM64X_IOPAD(0x0188, PIN_INPUT, 4) /* (AA5) PRG0_PRU0_GPO10.RGMII1_RXC */
|
|
AM64X_IOPAD(0x0184, PIN_INPUT, 4) /* (W6) PRG0_PRU0_GPO9.RGMII1_RX_CTL */
|
|
AM64X_IOPAD(0x0124, PIN_OUTPUT, 4) /* (V15) PRG1_PRU1_GPO7.RGMII1_TD0 */
|
|
AM64X_IOPAD(0x012c, PIN_OUTPUT, 4) /* (V14) PRG1_PRU1_GPO9.RGMII1_TD1 */
|
|
AM64X_IOPAD(0x0130, PIN_OUTPUT, 4) /* (W14) PRG1_PRU1_GPO10.RGMII1_TD2 */
|
|
AM64X_IOPAD(0x014c, PIN_OUTPUT, 4) /* (AA14) PRG1_PRU1_GPO17.RGMII1_TD3 */
|
|
AM64X_IOPAD(0x00e0, PIN_OUTPUT, 4) /* (U14) PRG1_PRU0_GPO10.RGMII1_TXC */
|
|
AM64X_IOPAD(0x00dc, PIN_OUTPUT, 4) /* (U15) PRG1_PRU0_GPO9.RGMII1_TX_CTL */
|
|
>;
|
|
};
|
|
|
|
rgmii2_pins_default: rgmii2-default-pins {
|
|
bootph-all;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0108, PIN_INPUT, 4) /* (W11) PRG1_PRU1_GPO0.RGMII2_RD0 */
|
|
AM64X_IOPAD(0x010c, PIN_INPUT, 4) /* (V11) PRG1_PRU1_GPO1.RGMII2_RD1 */
|
|
AM64X_IOPAD(0x0110, PIN_INPUT, 4) /* (AA12) PRG1_PRU1_GPO2.RGMII2_RD2 */
|
|
AM64X_IOPAD(0x0114, PIN_INPUT, 4) /* (Y12) PRG1_PRU1_GPO3.RGMII2_RD3 */
|
|
AM64X_IOPAD(0x0120, PIN_INPUT, 4) /* (U11) PRG1_PRU1_GPO6.RGMII2_RXC */
|
|
AM64X_IOPAD(0x0118, PIN_INPUT, 4) /* (W12) PRG1_PRU1_GPO4.RGMII2_RX_CTL */
|
|
AM64X_IOPAD(0x0134, PIN_OUTPUT, 4) /* (AA10) PRG1_PRU1_GPO11.RGMII2_TD0 */
|
|
AM64X_IOPAD(0x0138, PIN_OUTPUT, 4) /* (V10) PRG1_PRU1_GPO12.RGMII2_TD1 */
|
|
AM64X_IOPAD(0x013c, PIN_OUTPUT, 4) /* (U10) PRG1_PRU1_GPO13.RGMII2_TD2 */
|
|
AM64X_IOPAD(0x0140, PIN_OUTPUT, 4) /* (AA11) PRG1_PRU1_GPO14.RGMII2_TD3 */
|
|
AM64X_IOPAD(0x0148, PIN_OUTPUT, 4) /* (Y10) PRG1_PRU1_GPO16.RGMII2_TXC */
|
|
AM64X_IOPAD(0x0144, PIN_OUTPUT, 4) /* (Y11) PRG1_PRU1_GPO15.RGMII2_TX_CTL */
|
|
>;
|
|
};
|
|
|
|
main_usb0_pins_default: main-usb0-default-pins {
|
|
bootph-all;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x02a8, PIN_OUTPUT, 0) /* (E19) USB0_DRVVBUS */
|
|
>;
|
|
};
|
|
|
|
ospi0_pins_default: ospi0-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0000, PIN_OUTPUT, 0) /* (N20) OSPI0_CLK */
|
|
AM64X_IOPAD(0x002c, PIN_OUTPUT, 0) /* (L19) OSPI0_CSn0 */
|
|
AM64X_IOPAD(0x000c, PIN_INPUT, 0) /* (M19) OSPI0_D0 */
|
|
AM64X_IOPAD(0x0010, PIN_INPUT, 0) /* (M18) OSPI0_D1 */
|
|
AM64X_IOPAD(0x0014, PIN_INPUT, 0) /* (M20) OSPI0_D2 */
|
|
AM64X_IOPAD(0x0018, PIN_INPUT, 0) /* (M21) OSPI0_D3 */
|
|
AM64X_IOPAD(0x001c, PIN_INPUT, 0) /* (P21) OSPI0_D4 */
|
|
AM64X_IOPAD(0x0020, PIN_INPUT, 0) /* (P20) OSPI0_D5 */
|
|
AM64X_IOPAD(0x0024, PIN_INPUT, 0) /* (N18) OSPI0_D6 */
|
|
AM64X_IOPAD(0x0028, PIN_INPUT, 0) /* (M17) OSPI0_D7 */
|
|
AM64X_IOPAD(0x0008, PIN_INPUT, 0) /* (N19) OSPI0_DQS */
|
|
>;
|
|
};
|
|
|
|
main_ecap0_pins_default: main-ecap0-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0270, PIN_INPUT, 0) /* (D18) ECAP0_IN_APWM_OUT */
|
|
>;
|
|
};
|
|
|
|
main_mcan0_pins_default: main-mcan0-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0254, PIN_INPUT, 0) /* (B17) MCAN0_RX */
|
|
AM64X_IOPAD(0x0250, PIN_OUTPUT, 0) /* (A17) MCAN0_TX */
|
|
>;
|
|
};
|
|
|
|
main_mcan1_pins_default: main-mcan1-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x025c, PIN_INPUT, 0) /* (D17) MCAN1_RX */
|
|
AM64X_IOPAD(0x0258, PIN_OUTPUT, 0) /* (C17) MCAN1_TX */
|
|
>;
|
|
};
|
|
|
|
ddr_vtt_pins_default: ddr-vtt-default-pins {
|
|
bootph-all;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0030, PIN_OUTPUT_PULLUP, 7) /* (L18) OSPI0_CSN1.GPIO0_12 */
|
|
>;
|
|
};
|
|
|
|
icssg1_mdio1_pins_default: icssg1-mdio1-default-pins {
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x015c, PIN_OUTPUT, 0) /* (Y6) PRG1_MDIO0_MDC */
|
|
AM64X_IOPAD(0x0158, PIN_INPUT, 0) /* (AA6) PRG1_MDIO0_MDIO */
|
|
>;
|
|
};
|
|
|
|
icssg1_rgmii1_pins_default: icssg1-rgmii1-default-pins{
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x00b8, PIN_INPUT, 2) /* (Y7) PRG1_PRU0_GPO0.PRG1_RGMII1_RD0 */
|
|
AM64X_IOPAD(0x00bc, PIN_INPUT, 2) /* (U8) PRG1_PRU0_GPO1.PRG1_RGMII1_RD1 */
|
|
AM64X_IOPAD(0x00c0, PIN_INPUT, 2) /* (W8) PRG1_PRU0_GPO2.PRG1_RGMII1_RD2 */
|
|
AM64X_IOPAD(0x00c4, PIN_INPUT, 2) /* (V8) PRG1_PRU0_GPO3.PRG1_RGMII1_RD3 */
|
|
AM64X_IOPAD(0x00d0, PIN_INPUT, 2) /* (AA7) PRG1_PRU0_GPO6.PRG1_RGMII1_RXC */
|
|
AM64X_IOPAD(0x00c8, PIN_INPUT, 2) /* (Y8) PRG1_PRU0_GPO4.PRG1_RGMII1_RX_CTL */
|
|
AM64X_IOPAD(0x00e4, PIN_INPUT, 2) /* (AA8) PRG1_PRU0_GPO11.PRG1_RGMII1_TD0 */
|
|
AM64X_IOPAD(0x00e8, PIN_INPUT, 2) /* (U9) PRG1_PRU0_GPO12.PRG1_RGMII1_TD1 */
|
|
AM64X_IOPAD(0x00ec, PIN_INPUT, 2) /* (W9) PRG1_PRU0_GPO13.PRG1_RGMII1_TD2 */
|
|
AM64X_IOPAD(0x00f0, PIN_INPUT, 2) /* (AA9) PRG1_PRU0_GPO14.PRG1_RGMII1_TD3 */
|
|
AM64X_IOPAD(0x00f8, PIN_INPUT, 2) /* (V9) PRG1_PRU0_GPO16.PRG1_RGMII1_TXC */
|
|
AM64X_IOPAD(0x00f4, PIN_INPUT, 2) /* (Y9) PRG1_PRU0_GPO15.PRG1_RGMII1_TX_CTL */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&main_uart0 {
|
|
bootph-all;
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_uart0_pins_default>;
|
|
};
|
|
|
|
/* main_uart1 is reserved for firmware usage */
|
|
&main_uart1 {
|
|
status = "reserved";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_uart1_pins_default>;
|
|
};
|
|
|
|
&main_i2c0 {
|
|
bootph-all;
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_i2c0_pins_default>;
|
|
clock-frequency = <400000>;
|
|
|
|
gpio@38 {
|
|
/* TCA9554 */
|
|
compatible = "nxp,pca9554";
|
|
reg = <0x38>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-line-names = "HSE_DETECT";
|
|
};
|
|
|
|
eeprom@50 {
|
|
/* AT24CM01 */
|
|
compatible = "atmel,24c1024";
|
|
reg = <0x50>;
|
|
};
|
|
};
|
|
|
|
&main_i2c1 {
|
|
bootph-all;
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_i2c1_pins_default>;
|
|
clock-frequency = <400000>;
|
|
|
|
exp1: gpio@22 {
|
|
bootph-all;
|
|
compatible = "ti,tca6424";
|
|
reg = <0x22>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-line-names = "GPIO_eMMC_RSTn", "CAN_MUX_SEL",
|
|
"GPIO_CPSW1_RST", "GPIO_RGMII1_RST",
|
|
"GPIO_RGMII2_RST", "GPIO_PCIe_RST_OUT",
|
|
"MMC1_SD_EN", "FSI_FET_SEL",
|
|
"MCAN0_STB_3V3", "MCAN1_STB_3V3",
|
|
"CPSW_FET_SEL", "CPSW_FET2_SEL",
|
|
"PRG1_RGMII2_FET_SEL", "TEST_GPIO2",
|
|
"GPIO_OLED_RESETn", "VPP_LDO_EN",
|
|
"TEST_LED1", "TP92", "TP90", "TP88",
|
|
"TP87", "TP86", "TP89", "TP91";
|
|
};
|
|
|
|
/* osd9616p0899-10 */
|
|
display@3c {
|
|
compatible = "solomon,ssd1306fb-i2c";
|
|
reg = <0x3c>;
|
|
reset-gpios = <&exp1 14 GPIO_ACTIVE_LOW>;
|
|
vbat-supply = <&vddb>;
|
|
solomon,height = <16>;
|
|
solomon,width = <96>;
|
|
solomon,com-seq;
|
|
solomon,com-invdir;
|
|
solomon,page-offset = <0>;
|
|
solomon,prechargep1 = <2>;
|
|
solomon,prechargep2 = <13>;
|
|
};
|
|
};
|
|
|
|
&main_gpio0 {
|
|
bootph-all;
|
|
};
|
|
|
|
/* mcu_gpio0 and mcu_gpio_intr are reserved for mcu firmware usage */
|
|
&mcu_gpio0 {
|
|
status = "reserved";
|
|
};
|
|
|
|
&mcu_gpio_intr {
|
|
status = "reserved";
|
|
};
|
|
|
|
&main_spi0 {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_spi0_pins_default>;
|
|
ti,pindir-d0-out-d1-in;
|
|
eeprom@0 {
|
|
compatible = "microchip,93lc46b";
|
|
reg = <0>;
|
|
spi-max-frequency = <1000000>;
|
|
spi-cs-high;
|
|
data-size = <16>;
|
|
};
|
|
};
|
|
|
|
/* eMMC */
|
|
&sdhci0 {
|
|
status = "okay";
|
|
non-removable;
|
|
ti,driver-strength-ohm = <50>;
|
|
disable-wp;
|
|
bootph-all;
|
|
};
|
|
|
|
/* SD/MMC */
|
|
&sdhci1 {
|
|
bootph-all;
|
|
status = "okay";
|
|
vmmc-supply = <&vdd_mmc1>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_mmc1_pins_default>;
|
|
disable-wp;
|
|
};
|
|
|
|
&usbss0 {
|
|
bootph-all;
|
|
ti,vbus-divider;
|
|
ti,usb2-only;
|
|
};
|
|
|
|
&usb0 {
|
|
bootph-all;
|
|
dr_mode = "otg";
|
|
maximum-speed = "high-speed";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_usb0_pins_default>;
|
|
};
|
|
|
|
&cpsw3g {
|
|
bootph-all;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&rgmii1_pins_default>, <&rgmii2_pins_default>;
|
|
};
|
|
|
|
&cpsw_port1 {
|
|
bootph-all;
|
|
phy-mode = "rgmii-rxid";
|
|
phy-handle = <&cpsw3g_phy0>;
|
|
};
|
|
|
|
&cpsw_port2 {
|
|
phy-mode = "rgmii-rxid";
|
|
phy-handle = <&cpsw3g_phy3>;
|
|
};
|
|
|
|
&cpsw3g_mdio {
|
|
bootph-all;
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mdio1_pins_default>;
|
|
|
|
cpsw3g_phy0: ethernet-phy@0 {
|
|
bootph-all;
|
|
reg = <0>;
|
|
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
|
|
ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
|
|
};
|
|
};
|
|
|
|
&tscadc0 {
|
|
/* ADC is reserved for R5 usage */
|
|
status = "reserved";
|
|
};
|
|
|
|
&ospi0 {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&ospi0_pins_default>;
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0x0>;
|
|
spi-tx-bus-width = <8>;
|
|
spi-rx-bus-width = <8>;
|
|
spi-max-frequency = <25000000>;
|
|
cdns,tshsl-ns = <60>;
|
|
cdns,tsd2d-ns = <60>;
|
|
cdns,tchsh-ns = <60>;
|
|
cdns,tslch-ns = <60>;
|
|
cdns,read-delay = <4>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "ospi.tiboot3";
|
|
reg = <0x0 0x100000>;
|
|
};
|
|
|
|
partition@100000 {
|
|
label = "ospi.tispl";
|
|
reg = <0x100000 0x200000>;
|
|
};
|
|
|
|
partition@300000 {
|
|
label = "ospi.u-boot";
|
|
reg = <0x300000 0x400000>;
|
|
};
|
|
|
|
partition@700000 {
|
|
label = "ospi.env";
|
|
reg = <0x700000 0x40000>;
|
|
};
|
|
|
|
partition@740000 {
|
|
label = "ospi.env.backup";
|
|
reg = <0x740000 0x40000>;
|
|
};
|
|
|
|
partition@800000 {
|
|
label = "ospi.rootfs";
|
|
reg = <0x800000 0x37c0000>;
|
|
};
|
|
|
|
partition@3fc0000 {
|
|
label = "ospi.phypattern";
|
|
reg = <0x3fc0000 0x40000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mailbox0_cluster2 {
|
|
status = "okay";
|
|
|
|
mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
|
|
ti,mbox-rx = <0 0 2>;
|
|
ti,mbox-tx = <1 0 2>;
|
|
};
|
|
|
|
mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
|
|
ti,mbox-rx = <2 0 2>;
|
|
ti,mbox-tx = <3 0 2>;
|
|
};
|
|
};
|
|
|
|
&mailbox0_cluster4 {
|
|
status = "okay";
|
|
|
|
mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
|
|
ti,mbox-rx = <0 0 2>;
|
|
ti,mbox-tx = <1 0 2>;
|
|
};
|
|
|
|
mbox_main_r5fss1_core1: mbox-main-r5fss1-core1 {
|
|
ti,mbox-rx = <2 0 2>;
|
|
ti,mbox-tx = <3 0 2>;
|
|
};
|
|
};
|
|
|
|
&mailbox0_cluster6 {
|
|
status = "okay";
|
|
|
|
mbox_m4_0: mbox-m4-0 {
|
|
ti,mbox-rx = <0 0 2>;
|
|
ti,mbox-tx = <1 0 2>;
|
|
};
|
|
};
|
|
|
|
&main_r5fss0_core0 {
|
|
mboxes = <&mailbox0_cluster2 &mbox_main_r5fss0_core0>;
|
|
memory-region = <&main_r5fss0_core0_dma_memory_region>,
|
|
<&main_r5fss0_core0_memory_region>;
|
|
};
|
|
|
|
&main_r5fss0_core1 {
|
|
mboxes = <&mailbox0_cluster2 &mbox_main_r5fss0_core1>;
|
|
memory-region = <&main_r5fss0_core1_dma_memory_region>,
|
|
<&main_r5fss0_core1_memory_region>;
|
|
};
|
|
|
|
&main_r5fss1_core0 {
|
|
mboxes = <&mailbox0_cluster4 &mbox_main_r5fss1_core0>;
|
|
memory-region = <&main_r5fss1_core0_dma_memory_region>,
|
|
<&main_r5fss1_core0_memory_region>;
|
|
};
|
|
|
|
&main_r5fss1_core1 {
|
|
mboxes = <&mailbox0_cluster4 &mbox_main_r5fss1_core1>;
|
|
memory-region = <&main_r5fss1_core1_dma_memory_region>,
|
|
<&main_r5fss1_core1_memory_region>;
|
|
};
|
|
|
|
&serdes_ln_ctrl {
|
|
idle-states = <AM64_SERDES0_LANE0_PCIE0>;
|
|
};
|
|
|
|
&serdes0 {
|
|
serdes0_pcie_link: phy@0 {
|
|
reg = <0>;
|
|
cdns,num-lanes = <1>;
|
|
#phy-cells = <0>;
|
|
cdns,phy-type = <PHY_TYPE_PCIE>;
|
|
resets = <&serdes_wiz0 1>;
|
|
};
|
|
};
|
|
|
|
&pcie0_rc {
|
|
status = "okay";
|
|
reset-gpios = <&exp1 5 GPIO_ACTIVE_HIGH>;
|
|
phys = <&serdes0_pcie_link>;
|
|
phy-names = "pcie-phy";
|
|
num-lanes = <1>;
|
|
};
|
|
|
|
&ecap0 {
|
|
status = "okay";
|
|
/* PWM is available on Pin 1 of header J12 */
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_ecap0_pins_default>;
|
|
};
|
|
|
|
&main_mcan0 {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_mcan0_pins_default>;
|
|
phys = <&transceiver1>;
|
|
};
|
|
|
|
&main_mcan1 {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_mcan1_pins_default>;
|
|
phys = <&transceiver2>;
|
|
};
|
|
|
|
&icssg1_mdio {
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&icssg1_mdio1_pins_default>;
|
|
|
|
icssg1_phy1: ethernet-phy@f {
|
|
reg = <0xf>;
|
|
tx-internal-delay-ps = <250>;
|
|
rx-internal-delay-ps = <2000>;
|
|
};
|
|
};
|